SN74AVCH16334 16-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS


SCES155B - DECEMBER 1998 - REVISED MARCH 1999

- Member of the Texas Instruments
 WidebusTM Family
- EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- DOC™ (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}

- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- I_{off} Feature Supports Partial Power-Down Mode Operation
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and Thin Very Small-Outline (DGV) Packages

description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V_{OL} vs I_{OL} and V_{OH} vs I_{OH} curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOCTM) Circuitry Technology and Applications, literature number SCEA009.






Figure 1. Output Voltage vs Output Current

This 16-bit universal bus driver is operational at 1.2-V to 3.6-V V_{CC} , but designed specifically for 1.65-V to 3.6-V V_{CC} operation.

Data flow from A to Y is controlled by the output-enable (\overline{OE}) input. The device operates in the transparent mode when the latch-enable (\overline{LE}) input is low. When \overline{LE} is high, the A data is latched if the clock (CLK) input is held at a high or low logic level. If \overline{LE} is high, the A data is stored in the latch/flip-flop on the low-to-high transition of CLK. When \overline{OE} is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DOC, EPIC, and Widebus are trademarks of Texas Instruments Incorporated.



description (continued)

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74AVCH16334 is characterized for operation from -40°C to 85°C.

terminal assignments

DGG OR DGV PACKAGE (TOP VIEW)

ŌĒ	1	<u>U</u>	48]	CLK
Y1	1 2		47		
Y2					A 2
GND					GND
Y3					A3
Y4					A 4
Vcc					V_{CC}
Y5			41	5	A5
Y6					A 6
GND					GND
	11				Α7
Y8					A 8
	13				A 9
Y10	14	;	35	1	A 10
GND					GND
Y11					A11
Y12					A12
V_{CC}	18	;	31		V_{CC}
Y13	19	;	30		A13
Y14	20	;	29		A14
GND	21		28		GND
Y15	22		27		A15
Y16	23		26		A 16
NC	24	;	25		LE

NC - No internal connection


FUNCTION TABLE

	INPUTS							
腾	ĪĒ	CLK	Α	Υ				
Н	Х	Х	Х	Z				
L	L	Х	L	L				
L	L	X	Н	Н				
L	Н	\uparrow	L	L				
L	Н	\uparrow	Н	Н				
L	Н	L or H	Х	Y ₀ †				

[†] Output level before the indicated steady-state input conditions were established




logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1)	–0.5 V to 4.6 V
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	–0.5 V to V _{CC} + 0.5 V
Input clamp current, $I_{ K }(V_1 < 0)$	
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 3): DGG package	89°C/W
DGV package	93°C/W
Storage temperature range. Teta	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.
- 3. The package thermal impedance is calculated in accordance with JESD 51.



recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
V	Cumply voltage	Operating	1.65	3.6	v
VCC	Supply voltage	Data retention only	1.2		\ \ \
		V _{CC} = 1.2 V	Vcc		
V	11:	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0.65 × V _{CC}		V
V_{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7]
		V _{CC} = 3 V to 3.6 V	2		
		V _{CC} = 1.2 V		GND	
V	Lava lava lina di santa di la	V _{CC} = 1.65 V to 1.95 V		0.35 × V _{CC}	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
		V _{CC} = 3 V to 3.6 V		0.8	
۷ _I	Input voltage	•	0	3.6	V
W-	Output wellsen	Active state	0	Vcc	V
VO	Output voltage	3-state	0	3.6	V
		V _{CC} = 1.65 V to 1.95 V		-4	
lons	Static high-level output current [†]	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-8	mA
		V _{CC} = 3 V to 3.6 V		-12	
		V _{CC} = 1.65 V to 1.95 V		4	
lols	Static low-level output current [†]	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		8	mA
		V _{CC} = 3 V to 3.6 V		12	
Δt/Δν	Input transition rise or fall rate	V _{CC} = 1.65 V to 3.6 V		5	ns/V
TA	Operating free-air temperature	•	-40	85	°C

[†] Dynamic drive capability is equivalent to standard outputs with I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}. See Figure 1 for V_{OL} vs I_{OL} and V_{OH} vs I_{OH} characteristics. Refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOC™) Circuitry Technology and Applications*, literature number SCEA009.

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SN74AVCH16334 **16-BIT UNIVERSAL BUS DRIVER** WITH 3-STATE OUTPUTS

SCES155B - DECEMBER 1998 - REVISED MARCH 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	vcc	MIN	TYP†	MAX	UNIT
	I _{OHS} = -100 μA	1.65 V to 3.6 V	V _{CC} -0.	.2		
W	$I_{OHS} = -4 \text{ mA}, \qquad V_{IH} = 1.07 \text{ V}$	1.65 V	1.2			V
VOH	$I_{OHS} = -8 \text{ mA},$ $V_{IH} = 1.7 \text{ V}$	2.3 V	1.75			V
	$I_{OHS} = -12 \text{ mA}, \qquad V_{IH} = 2 \text{ V}$	3 V	2.3			
	I _{OLS} = 100 μA	1.65 V to 3.6 V			0.2	
M = .	I _{OLS} = 4 mA, V _{IL} = 0.57 V	1.65 V			0.45	V
V _{OL}	I _{OLS} = 8 mA, V _{IL} = 0.7 V	2.3 V			0.55	V
	I _{OLS} = 12 mA, V _{IL} = 0.8 V	3 V			0.7	
I _I Control inputs	V _I = V _{CC} or GND	3.6 V			±2.5	μΑ
•	V _I = 0.57 V	1.65 V	25			
I _{BHL} ‡	V _I = 0.7 V	2.3 V	45			μΑ
	V _I = 0.8 V	3 V	75			
	V _I = 1.07 V	1.65 V	-25			
I _{BHH} §	V _I = 1.7 V	2.3 V	-45			μΑ
	V _I = 2 V	3 V	-75			
		1.95 V	200			
^I BHLO [¶]	$V_I = 0$ to V_{CC}	2.7 V	300			μΑ
		3.6 V	500			
		1.95 V	-200			
^I BHHO [#]	$V_{\parallel} = 0$ to V_{CC}	2.7 V	-300			μΑ
		3.6 V	-500			
l _{off}	V _I = 0 or 3.6 V	0			±10	μΑ
loz	VO = VCC or GND	3.6 V			±10	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V			40	μΑ
		2.5 V				
Control inputs	l., .,	3.3 V				_
Ci	V _I = V _{CC} or GND	2.5 V				pF
Data inputs		3.3 V				
		2.5 V				_
C _o Outputs	$V_O = V_{CC}$ or GND	3.3 V				pF

[†]Typical values are measured at T_A = 25°C.



[‡] The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL} max.

[§] The bus-hold circuit can source at least the minimum high sustaining current at VIH min. IBHH should be measured after raising VIN to VCC and then lowering it to V_{IH} min.

[¶] An external driver must source at least IBHLO to switch this node from low to high.

[#] An external driver must sink at least IBHHO to switch this node from high to low.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 6)

				V _{CC} =	1.2 V	V _{CC} =		V _{CC} = ± 0.1		V _{CC} =		V _{CC} =		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock freque	ency												MHz
	Pulse	LE low												no
t _W	duration	CLK hig	h or low											ns
		Data be	fore CLK↑											
t _{su}	Setup time	Data before	CLK high											ns
		LE1	CLK low											
		Data aft	er CLK↑											
th	Hold time	Data after LE↑	CLK high or low											ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 6)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} =	1.2 V	V _{CC} =	1.5 V 1 V	V _{CC} = ± 0.1		V _{CC} =		V _{CC} =	3.3 V 3 V	UNIT
	(INFOI)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}													MHz
	Α												
^t pd	Ш	Υ											ns
	CLK												
t _{en}	Œ	Υ											ns
^t dis	ŌĒ	Υ											ns

switching characteristics from 0°C to 85°C, C_L = 0 pF[†]


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.15 V MIN MAX	UNIT
+ ,	Α	V		
^t pd	CLK	٢		ns

[†] Texas Instruments SPICE simulation data


operating characteristics, T_A = 25°C


	PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT
	Power dissipation	Outputs enabled	C _I = 0, f = 10 MHz				pF
C _{pd}	capacitance	Outputs disabled	$C_L = 0$, $f = 10 MHz$				pΓ


PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.2 V$




TEST	S1
t _{pd}	Open
t _{PLZ} /t _{PZL}	2×V _{CC}
tPHZ/tPZH	GND







PROPAGATION DELAY TIMES



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2 ns, $t_f \leq$ 2 ns.
- The outputs are measured one at a time with one transition per measurement.
- tpLZ and tpHZ are the same as tdis.
- F. tp7| and tp7H are the same as ten-
- G. tplH and tpHL are the same as tod.

Figure 2. Load Circuit and Voltage Waveforms




V_CC

0 V

V_{CC}/2

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.5 \text{ V} \pm 0.1 \text{ V}$


Input





TEST	S1
^t pd	Open
tPLZ ^{/t} PZL	2×V _{CC}
tPHZ ^{/t} PZH	GND

V_{CC}/2

VOLTAGE WAVEFORMS








NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2 ns, $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.
- F. tp71 and tp7H are the same as ten.
- G. tplH and tpHL are the same as tod.

Figure 3. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \ \Omega$, $t_f \leq 2 \ ns$, $t_f \leq 2 \ ns$.

ENABLE AND DISABLE TIMES

- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.

PROPAGATION DELAY TIMES

- F. tpzL and tpzH are the same as ten.
- G. tplH and tpHL are the same as tod.


Figure 4. Load Circuit and Voltage Waveforms

V_{CC}

V_{CC}/2

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$


Input





TEST	S1
t _{pd}	Open
t _{PLZ} /t _{PZL}	2×V _{CC}
t _{PHZ} /t _{PZH}	GND

V_{CC}/2

VOLTAGE WAVEFORMS








NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2 ns. $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tplH and tpHL are the same as tpd.

Figure 5. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$



- NOTES: A. C_I includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \ \Omega$, $t_f \leq$ 2 ns, $t_f \leq$ 2 ns.

ENABLE AND DISABLE TIMES

- The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.

PROPAGATION DELAY TIMES

- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd

Figure 6. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated