SN54LVT162373, SN74LVT162373 3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS261D - JULY 1993 - REVISED NOVEMBER 1995

- Output Ports Have Equivalent 22-Ω Series Resistors, So No External Resistors Are Required
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments Widebus™ Family
- Support Mixed-Mode Signal Operation (5-V) Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Support Live Insertion
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes **PCB Layout**
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package **Using 25-mil Center-to-Center Spacings**

SN54LVT162373 . . . WD PACKAGE SN74LVT162373... DGG OR DL PACKAGE (TOP VIEW)

1		_	
10E [l₁ ∪	48	1LE
1Q1 [2	47	1D1
1Q2 [3	46	1D2
GND [4	45	GND
1Q3 [5	44	1D3
1Q4 [6	43	1D4
Vcc [7	42	V _{CC}
1Q5 [8	41	1D5
1Q6 [1D6
GND [] GND
1Q7 [38	1D7
1Q8 [37] 1D8
2Q1 [13		2D1
	14	35	2D2
GND [34] GND
2Q3 [2D3
2Q4 [32	2D4
v _{cc} [18		Vcc
2Q5 [2D5
2Q6			2D6
GND [GND
2Q7 [2D7
2Q8 [2D8
2 <u>0e</u> [24	25] 2LE

description

The 'LVT162373 are 16-bit transparent D-type latches with 3-state outputs designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The 'LVT162373 can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

Widebus is a trademark of Texas Instruments Incorporated



SN54LVT162373, SN74LVT162373 3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS261D - JULY 1993 - REVISED NOVEMBER 1995

description (continued)

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The outputs, which are designed to source or sink up to 12 mA, include $22-\Omega$ series resistors to reduce overshoot and undershoot.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT162373 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT162373 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LVT162373 is characterized for operation from –40°C to 85°C.


FUNCTION TABLE (each 8-bit section)

INPUTS			OUTPUT
ŌĒ	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	X	Q ₀
н	X	X	Z



SN54LVT162373, SN74LVT162373 3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS261D - JULY 1993 - REVISED NOVEMBER 1995



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

•	
Supply voltage range, V _{CC}	0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V _O (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the right state of power of	30 mA
Current into any output in the low state, Io	
Current into any output in the high state, Io (see Note 2)	30 MA
Current into any output in the high state, 10 (365 Note 2)	_50 m4
Input clamp current, I _{IK} (V _I < 0)	
mput data p data single (1/ s 0)	50 mA
Output clamp current, I _{OK} (V _O < 0) Maximum power dissipation at T _A = 55°C (in still air) (see Note 3): DGG package	0.85 W
Maximum power dissipation at 1A = 55 C (in still all) (366 Note 5). 2 ca paragraph	1.2 W
DL package	1.2 44
· · · · · · · · · · · · · · · · · · ·	-65°C to 150°C
Storage temperature range, T _{stg}	00 0 10 100 -

^{\$} Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and VO > VCC.

The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
 The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
 For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.



SN54LVT162373, SN74LVT162373 3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCBS261D - JULY 1993 - REVISED NOVEMBER 1996

recommended operating conditions (see Note 4)

			SN54LV	T162373	SN74LVT162373		1,547
			MIN MAX MIN MAX				- UNIT
Vcc	Supply voltage		2.7	3.6	2.7	3.6	٧
VIH	High-level Input voltage		2		2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage			5.5		5.5	V
1ОН_	High-level output current			- 12		-12	mA
IOL	Low-level output current			12		12	mA
∆t/∆v	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
TA	Operating free-air temperature	<u> </u>	-55	125	-40	85	•℃

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED		TEST COMPITIONS		SN54LVT162373		SN74LVT162373			
PARAMETER	TEST CONDITIONS			MIN	MAX	MIN	MAX	UNIT	
VIK	V _{CC} = 2.7 V,	l _l = -18 mA			-1.2		-1.2	V	
VOH	V _{CC} = 3 V,	IOH = - 12 mA		2		2		V	
VOL	V _{CC} = 3 V,	IOL = 12 mA			0.8		0.8	V	
	V _{CC} = 0 or MAX [†] ,	V _I = 5.5 V			10		10		
1.		VI = VCC or GND	Control pins		±1		±1	μА	
Ŋ	V _{CC} = 3.6 V	VI = VCC	- Data pins		1		1		
		V ₁ = 0			-5		-5		
loff	V _{CC} = 0,	V _I or V _O = 0 to 4.5 V	-				±100	μА	
lun en		V _I = 0.8 V	A inputs	75		75		μΑ	
l(hold)	V _{CC} = 3 V	V _i = 2 V		-75		-75			
lozн	V _{CC} = 3.6 V,	V _O = 3 V			1		1	μΑ	
lozl	V _{CC} = 3.6 V,	V _O = 0.6 V			-1		-1	μΑ	
-			Outputs high		0.19		0.1	mA	
	V _{CC} = 3.6 V, V _I = V _{CC} or GND		Outputs low		5		5		
'	41 - 4CC or GIAD		Outputs disabled		0.19		0.1		
∆ICC‡	V _{CC} = 3 V to 3.6 V, Other inputs at V _{CC}	One input at V _{CC} - 0. or GND	6 V,		0.2		0.2	mA	
Ci	V _I = 3 V or 0							pF	
Co	V _O = 3 V or 0			Ī		<u> </u>		pF	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



[‡] This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.