


CD54/74HC75 CD54/74HCT75



Dual 2-Bit Bistable Transparent Latch

Type Features:

- True and Complementary Outputs
- Buffered Inputs and Outputs

FUNCTIONAL DIAGRAM

The RCA-CD54/74HC75 and CD54/74HCT75 are dual 2-bit bistable transparent latches. Each one of the 2-bit latches is controlled by separate Enable inputs ($\overline{1E}$ and $\overline{2E}$) which are active LOW. When the Enable input is HIGH data enters the latch and appears at the Q output. When the Enable input ($\overline{1E}$ and $\overline{2E}$) is LOW the output is not affected.

The CD54HC/HCT75 are supplied in 16-lead hermetic dual-in-line packages (F suffix). The CD74HC/HCT75 are supplied in 16-lead dual-in-line plastic package (E suffix) and in 16-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).




Fig. 1 - Logic Diagram

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to $+85^\circ\text{C}$
- Balanced Propagation delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} ; @ $V_{CC} = 5\text{ V}$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8\text{ V Max.}$, $V_{IH} = 2\text{ V Min.}$
CMOS Input Compatibility
 $I_i \leq 1\ \mu\text{A}$ @ V_{OL} , V_{OH}




Fig. 2 - Latch Detail

CD54/74HC75 CD54/74HCT75

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):
(Voltages referenced to ground) -0.5 to + 7 V

DC INPUT DIODE CURRENT, I_{IK} (FOR V_i < -0.5 V OR V_i > V_{CC} + 0.5V) ± 20 mA

DC OUTPUT DIODE CURRENT, I_{OK} (FOR V_o < -0.5 OR V_o > V_{CC} + 0.5 V) ± 20 mA

DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V < V_o < V_{CC} + 0.5 V) ± 25 mA

DC V_{CC} OR GROUND CURRENT (I_{CC}) ± 50 mA

POWER DISSIPATION PER PACKAGE (P_D):
For T_A = -40 to +60°C (PACKAGE TYPE E) 500 mW
For T_A = +60 to +85°C (PACKAGE TYPE E) Derate Linearly at 8 mW/°C to 300 mW
For T_A = -55 to +100°C (PACKAGE TYPE F, H) 500 mW
For T_A = +100 to +125°C (PACKAGE TYPE F, H) Derate Linearly at 8 mW/°C to 300 mW
For T_A = -40 to +70°C (PACKAGE TYPE M) 400 mW
For T_A = +70 to +125°C (PACKAGE TYPE M) Derate Linearly at 6 mW/°C to 70 mW

OPERATING -TEMPERATURE RANGE (T_A):
PACKAGE TYPE F, H -55 to +125°C
PACKAGE TYPE E, M -40 to +85°C

STORAGE TEMPERATURE (T_{stg}) -65 to +150°C


LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max. +265°C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm)
with solder contacting lead tips only +300°C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T _A = Full Package-Temperature Range) V _{CC} * CD54/74HC Types CD54/74HCT Types	2 4.5	6 5.5	V
DC Input or Output Voltage V _i , V _o	0	V _{CC}	V
Operating Temperature T _A : CD74 Types CD54 Types	-40 -55	+85 +125	°C
input Rise and Fall Times t _r , t _f at 2 V at 4.5 V at 6 V	0 0 0	1000 500 400	ns

*Unless otherwise specified, all voltages are referenced to Ground.



TERMINAL ASSIGNMENT

TRUTH TABLE

Inputs		Outputs	
D	E	Q	Q̄
L	H	L	H
H	H	H	L
X	L	Q0	Q̄0

H = High Level

L = Low Level

X = Don't Care

Q0 = The level of Q before the transition of E.

CD54/74HC75 CD54/74HCT75

SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$, Input $t_r, t_f = 6\text{ ns}$)

CHARACTERISTIC	C_{L_i} (pF)	SYMBOL	TYPICAL		UNITS	
			HC75	HCT75		
Propagation Delay	D to Q	15	t_{PLH}	9	11	ns
	D to \bar{Q}	15		10	11	ns
	Enable to Q	15	t_{PHL}	10	11	ns
	Enable to \bar{Q}	15		11	12	ns
Power Dissipation Capacitance*	—	C_{PD}	46	46	pF	

* C_{PD} is used to determine the dynamic power consumption per latch.

$$PD = V_{CC}^2 f_i (C_{PD} + C_L)$$

f_i = Input Frequency

C_L = Load Capacitance

V_{CC} = Supply Voltage


PREREQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	TEST CONDITION	LIMITS											UNITS
		25°C				-40°C to +85°C				-55°C to +125°C			
		HC		HCT		74HC		74HCT		54HC		54HCT	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	
Pulse Width Enable Input	t_w	2	80	—	—	100	—	—	—	120	—	—	ns
		4.5	16	16	—	20	20	—	24	24	—	—	
		6	14	—	—	17	—	—	20	—	—	—	
Setup Time D to Enable	t_{su}	2	60	—	—	75	—	—	—	90	—	—	ns
		4.5	12	12	—	15	15	—	18	18	—	—	
		6	10	—	—	13	—	—	15	—	—	—	
Hold Time Enable to D	t_h	2	3	—	—	3	—	—	—	3	—	—	ns
		4.5	3	3	—	3	3	—	3	3	—	—	
		6	3	—	—	3	—	—	3	—	—	—	


CD54/74HC75 CD54/74HCT75

SWITCHING CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_r = t_f = 6 \text{ ns}$)



CHARACTERISTIC	SYMBOL	V_{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay Data to Q	t_{PLH}	2	—	110	—	—	—	140	—	—	—	165	—	—	ns
	t_{PHL}	4.5	—	22	—	28	—	28	—	35	—	33	—	42	
		6	—	19	—	—	—	24	—	—	—	28	—	—	
Propagation Delay Data to \bar{Q}	t_{PLH}	2	—	130	—	—	—	165	—	—	—	195	—	—	ns
	t_{PHL}	4.5	—	26	—	28	—	33	—	35	—	39	—	42	
		6	—	22	—	—	—	28	—	—	—	33	—	—	
Propagation Delay Enable to Q	t_{PLH}	2	—	130	—	—	—	165	—	—	—	195	—	—	ns
	t_{PHL}	4.5	—	26	—	28	—	33	—	35	—	39	—	42	
		6	—	22	—	—	—	28	—	—	—	33	—	—	
Propagation Delay Enable to \bar{Q}	t_{PLH}	2	—	130	—	—	—	165	—	—	—	195	—	—	ns
	t_{PHL}	4.5	—	26	—	30	—	33	—	38	—	39	—	45	
		6	—	22	—	—	—	28	—	—	—	33	—	—	
Output Transition Time	t_{TLH}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
	t_{THL}	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C_i		—	10	—	10	—	10	—	10	—	10	—	10	pF



92CS-38558



92CS-38557RI



	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
Switching Voltage, V_S	50% V_{CC}	1.3 V