




ADVANCE INFORMATION / NEW PRODUCT








L suffix = 16-pin dual in-line ceramic package (Case 620).
P suffix = 16-pin dual in-line plastic package (Case 612).

This quad type D flip-flip triggers on the positive edge of the clock input. During the clock transition the state of the D input is transferred to the Q output. The device is useful in shift registers and simple counters.

Power dissipation is minimized and output drive capability is maximized by connecting low and high-level gates as shown by the logic diagram to form each of the four flip-flops.



 $\Omega_{n-1} = \text{time period prior to clock pulse}$ $\Omega_n = \text{time period following clock pulse}$

OPERATING CHARACTERISTICS

Data must be present at the D input 15 ns prior to the ris of the clock, and remain 5.0 ns after the clock signal risk. Data may be changed any time during the clock cycle except the interval between the setup time (15 ns) and the hold time (5.0 ns) without affecting the operation of the flip-flop. The data input is inhibited when the clock is high. When the clock is in the low state, the input steering section continually reflects the state of the D input. Information present at the D input during the time interval between the setup and hold times is transferred to the bistable section on the positive edge of the clock, and outputs 0, and 0 respond accordingly.

The flip-flops can be set or reset directly at any time, regardless of the state of the clock, by applying a low state to the direct Set or Reset inputs.



INPUT and OUTPUT LOADING FACTORS with respect to MTTL and MDTL families

FAMILY	MC4000 INPUT LOADING FACTOR	MC4000 OUTPUT LOADING FACTOR
MC4000	1.0	11
MC400	1.0	10
MC2000	0.67	6
MC3000	0.7	8
MC7400	1.0	10
MC830	1.15**	12

Note: Differences in MG4000 series loading factors result from differences in specifications for each family.

**Applies only when input is being driven by MDTL gate with 2.0 k ohm pullup resistor. Logic "1" state drive limitations of gates with 6.0 k ohm pullup resistors reduce drive capability to fan-out of 3.

DC ELECTRICAL CHARACTERISTICS (TA = 0 to 75°C)

Characteristic	Symbol	Value	Canditions
Input			
Forward Current - D		+1.6 mAdc max	
SET	l _{F1}	-3.2 mAdc max	V _{in} = 0.4 Vdc, V _{CC} = 5.25 Vdc
RESET, CLOCK		-12.8 mAdc max	
D		-1.4 mAdc max	
SET	IF2	-2.B mAdc max	V _{In} = 0.4 Vdc, V _{CC} - 4.75 Vdc
RESET, CLOCK		-11.2 mAdc max	
Leakage Current - D		40 μAdc max	
SET	1 _R	80 μAdc max	V _{in} = 2.5 Vdc, V _{CC} = 5.25 Vdc
RESET, CLOCK		320 μAdc max	
Breakdown Voltage	BVin	5.5 Vdc max	I _{in} = 1.0 mAdc, V _{CC} = 5.25 Vdc, T _A = 25°C
Clamp Voltage	V _D	-1.5 Vdc max	ID = -10 mAde, VCC - 4.75 Vde, TA = 25°C
Threshold Voltage	V _{th} "1"	2.0 Vdc	T _A - 0°C
		1.8 Vdc	T _A = +25°C, or T _A = +75°C
	V _{th} "0"	1.1 Vdc	T _A = 0°C, or T _A = +25°C
		0.9 Vdic	T _A = +75 ^o C
Output			
Output Voltage	VOL	0.4 Vdc max	RESET = 0, IOL = 16 mAdc, VCC = 4.75 Vdc
		0.4 Vdc max	RESET = 0, IOL = 17.6 mAdc, VCC = 5.25 Vdc
	VOH	2.5 Vdc min	SET = 0, I _{OH} = -1.6 mAdc, V _{CC} = 4.75 Vdc
Short-Circuit Current	Isc	-20 to -65 mAdc	V _{CC} = 5.0 Vdc, output grounded

Pin-out and Package Information

The DSP56008 signals that may be programmed as General Purpose I/O are listed with their primary function in **Table 3-9**.

 Table 3-9
 DSP56002 General Purpose I/O Pin Identification in PGA Package

Pin Number	Primary Function	Port	GPIO ID
E11	H0	В	PB0
D11	H1	_	PB1
C11	H2		PB2
E10	Н3	7	PB3
D10	H4	7	PB4
B12	H5	-	PB5
A11	H6	†	PB6
B11	H7	1	PB7
C9	HA0	-	PB8
В9	HA1	7	PB9
A9	HA2	1	PB10
D9	HR/W	†	PB11
B10	HEN	-	PB12
C10	HREQ	+	PB13
A10	HACK		PB14
C12	RXD	С	PC0
D12	TXD	1	PC1
E12	SCLK	-	PC2
F11	SC0	ļ	PC3
G12	SC1		PC4
F13	SC2	1	PC5
F12	SCK	1	PC6
G13	SRD	1	PC7
G11	STD	1	PC8
H11	TIO	No port assigned	