




# Dual J-K Flip-Flop With Clear


**ELECTRICALLY TESTED PER:**  
MIL-M-38510/30101

The 54LS73A offers individual J, K, clear, and clock inputs. These dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum set-up times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.


**CONNECTION DIAGRAM**



**LOGIC SYMBOL**



**LOGIC DIAGRAM**  
(one half shown)



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## Military 54LS73A



**AVAILABLE AS:**

- 1) JAN: JM38510/30101BXA
- 2) SMD: N/A
- 3) 883: 54LS73A/BXAJC

**X = CASE OUTLINE AS FOLLOWS:**  
PACKAGE: CERDIP: C  
CERFLAT: D  
LCC: SEE 54LS113A

**THE LETTER "M" APPEARS BEFORE THE / ON LCC.**

**PIN ASSIGNMENTS**

FUNCT.	DIL 632-08	FLATS 717-04	BURN-IN (COND. A)
CLK <sub>1</sub>	1	1	VCC
CLR <sub>1</sub>	2	2	GND
K <sub>1</sub>	3	3	VCC
VCC	4	4	VCC
CLK <sub>2</sub>	5	5	VCC
CLR <sub>2</sub>	6	6	GND
J <sub>2</sub>	7	7	VCC
Q <sub>2</sub>	8	8	VCC
Q <sub>2</sub>	9	9	OPEN
K <sub>2</sub>	10	10	VCC
GND	11	11	GND
Q <sub>1</sub>	12	12	OPEN
Q <sub>1</sub>	13	13	VCC
J <sub>1</sub>	14	14	VCC

**BURN-IN CONDITIONS:**  
VCC = 5.0 V MIN/6.0 V MAX

**MODE SELECT — TRUTH TABLE**

Operating Mode	Inputs			Outputs	
	Q <sub>D</sub>	J	K	Q	Q <sub>bar</sub>
Reset (Clear)	L	X	X	L	H
Toggle	H	h	h	q <sub>bar</sub>	q
Load "0" (Reset)	H	l	h	L	H
Load "1" (Set)	H	h	l	H	L
Hold	H	l	l	q	q <sub>bar</sub>

H, h = HIGH Voltage Level


L, l = LOW Voltage Level

X = Don't Care


l, h, (q) = Lower case letters indicate the state of referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

# 54LS73A

## CLEAR SWITCHING TEST CIRCUIT



## WAVEFORMS




### NOTES:


1. Clear inputs dominate regardless of the state of the clock or J-K inputs.
2. Clear input pulse characteristics:  
 $V_{gen} = 3.0 \text{ V}$ ,  $t_r \leq 15 \text{ ns}$ ,  $t_f \leq 6.0 \text{ ns}$ ,  
 $t_p$  (clear) = 30 ns, PRR  $\leq 1.0 \text{ MHz}$ .
3. All diodes are 1N3064, or equivalent.
4.  $C_L = 50 \text{ pF} \pm 10\%$  (including jig and probe capacitance).
5. Voltage measurements are to be made with respect to network ground terminal.
6.  $R_L = 2.0 \text{ k}\Omega \pm 5.0\%$ .
7. Clock input pulse characteristics:  
 $V_{gen} = 3.0 \text{ V}$ ,  $t_p$  (clock) = 25 ns,  
 PRR  $\leq 1.0 \text{ MHz}$ .

# 54LS73A

## SYNCHRONOUS SWITCHING TEST CIRCUIT



## WAVEFORMS




## NOTES:

1. Clock input characteristics for  $t_{pLH}$ ,  $t_{pHL}$  (clock to output):  
 $V_{gen} = 3.0$  V,  $t_r \leq 15$  ns,  $t_f = 6.0$  ns,  $t_p$  (clock) = 25 ns and  $PRR \leq 1.0$  MHz. When testing  $f_{MAX}$  the clock input characteristics are:  $V_{gen} = 3.0$  V,  $t_r = t_f \leq 6.0$  ns,  $t_p$  (clock)  $\leq 20$  ns and  $PRR =$  see table.
2. All diodes are 1N3064, or equivalent.
3.  $C_L = 50$  pF  $\pm 10\%$  (including jig and probe capacitance).
4.  $R_L = 2.0$  k $\Omega$   $\pm 5.0\%$ .

## 54LS73A

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
		+ 25°C		+ 125°C		- 55°C			
		Subgroup 1		Subgroup 2		Subgroup 3			
		Min	Max	Min	Max	Min	Max		
V <sub>OH</sub>	Logical "1" Output Voltage	2.5		2.5		2.5		V	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -0.4 mA, V <sub>IN</sub> = 2.0 V, V <sub>IL</sub> = 0.7 V.
V <sub>OL</sub>	Logical "0" Output Voltage		0.4		0.4		0.4	V	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 4.0 mA, V <sub>IH</sub> = 2.0 V, V <sub>IL</sub> = 0.7 V.
V <sub>IC</sub>	Input Clamping Voltage		-1.5					V	V <sub>CC</sub> = 4.5 V, I <sub>IN</sub> = -18 mA, other inputs are open.
I <sub>IH1</sub>	Logical "1" Input Current (J & K inputs)		20		20		20	μA	V <sub>CC</sub> = 5.5 V, V <sub>IH</sub> = 2.7 V, other input = 4.5 V, CLK & CLR = GND.
I <sub>IHH1</sub>	Logical "1" Input Current (J & K inputs)		100		100		100	μA	V <sub>CC</sub> = 5.5 V, V <sub>IHH</sub> = 5.5 V, other input = 4.5 V, CLK & CLR = GND.
I <sub>IH2</sub>	Logical "1" Input Current (CLR inputs)		60		60		60	μA	V <sub>CC</sub> = 5.5 V, V <sub>IH</sub> = 2.7 V, other input = 4.5 V, CLK & J = GND.
I <sub>IHH2</sub>	Logical "1" Input Current (CLR inputs)		300		300		300	μA	V <sub>CC</sub> = 5.5 V, V <sub>IHH</sub> = 5.5 V, other input = 4.5 V, CLK & J = GND.
I <sub>IH3</sub>	Logical "1" Input Current (CLK inputs)		80		80		80	μA	V <sub>CC</sub> = 5.5 V, V <sub>IH</sub> = 2.7 V, CLR - K & J = GND.
I <sub>IHH3</sub>	Logical "1" Input Current (CLK inputs)		400		400		400	μA	V <sub>CC</sub> = 5.5 V, V <sub>IHH</sub> = 5.5 V, CLR - K & J = GND.
I <sub>IL1</sub>	Logical "0" Input Current (J & K inputs)	-0.12	-0.36	-0.12	-0.36	-0.12	-0.36	mA	V <sub>CC</sub> = 5.5 V, V <sub>IL</sub> = 0.4 V, CLR & K = 4.5 V, CLK = (See Note 2).
I <sub>IL2</sub>	Logical "0" Input Current (CLK inputs)	-0.24	-0.72	-0.24	-0.72	-0.24	-0.72	mA	V <sub>CC</sub> = 5.5 V, V <sub>IL</sub> = 0.4 V, J & K = 4.5 V, CLR = (See Note 2).
I <sub>IL3</sub>	Logical "0" Input Current (CLR inputs)	-0.12	-0.72	-0.12	-0.72	-0.12	-0.72	mA	V <sub>CC</sub> = 5.5 V, V <sub>IL</sub> = 0.4 V, CLK - J & K = 4.5 V.
I <sub>OS</sub>	Output Short Circuit Current	-15	-100	-15	-100	-15	-100	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 4.5 V, CLR - CLR & J = GND, V <sub>OUT</sub> = 2.25 V.
I <sub>CC</sub>	Power Supply Current		8.0		8.0		8.0	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0 V (all inputs), or V <sub>IN</sub> = 5.5 V (all inputs).
V <sub>IH</sub>	Logical "1" Input Voltage	2.0		2.0		2.0		V	V <sub>CC</sub> = 4.5 V.
V <sub>IL</sub>	Logical "0" Input Voltage		0.7		0.7		0.7	V	V <sub>CC</sub> = 4.5 V.
	Functional Tests	Subgroup 7		Subgroup 8A		Subgroup 8B			per Truth Table with V <sub>CC</sub> = 5.0 V, V <sub>INL</sub> = 0.4 V, and V <sub>INH</sub> = 2.5 V.

## NOTES:

-  2.5 V min/5.5 V max  
0.0 V
-  2.5 V min/5.5 V max  
0.0 V

## 54LS73A

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
		+ 25°C		+ 125°C		- 55°C			
		Subgroup 9		Subgroup 10		Subgroup 11			
	Min	Max	Min	Max	Min	Max			
$t_{PHL1}$ $t_{PHL1}$	Propagation Delay /Data-Output CLR to $Q_n$	5.0 —	28 20	5.0 —	40 35	5.0 —	40 35	ns	$V_{CC} = 5.0\text{ V}$ , $C_L = 50\text{ pF}$ , $R_L = 2.0\text{ k}\Omega \pm 5.0\%$ . $V_{CC} = 5.0\text{ V}$ , $C_L = 15\text{ pF}$ , $R_L = 2.0\text{ k}\Omega \pm 5.0\%$ .
$t_{PLH1}$ $t_{PLH1}$	Propagation Delay /Data-Output CLR to $Q_n$	5.0 —	21 20	5.0 —	32 27	5.0 —	32 27	ns	$V_{CC} = 5.0\text{ V}$ , $C_L = 50\text{ pF}$ , $R_L = 2.0\text{ k}\Omega \pm 5.0\%$ . $V_{CC} = 5.0\text{ V}$ , $C_L = 15\text{ pF}$ , $R_L = 2.0\text{ k}\Omega \pm 5.0\%$ .
$t_{PHL2}$ $t_{PHL2}$	Propagation Delay /Data-Output CLK to $Q_n$ or $\bar{Q}_n$	5.0 —	30 20	5.0 —	42 37	5.0 —	42 37	ns	$V_{CC} = 5.0\text{ V}$ , $C_L = 50\text{ pF}$ , $R_L = 2.0\text{ k}\Omega \pm 5.0\%$ . $V_{CC} = 5.0\text{ V}$ , $C_L = 15\text{ pF}$ , $R_L = 2.0\text{ k}\Omega \pm 5.0\%$ .
$t_{PLH2}$ $t_{PLH2}$	Propagation Delay /Data-Output CLK to $Q_n$ or $\bar{Q}_n$	5.0 —	22 20	5.0 —	32 27	5.0 —	32 27	ns	$V_{CC} = 5.0\text{ V}$ , $C_L = 50\text{ pF}$ , $R_L = 2.0\text{ k}\Omega \pm 5.0\%$ . $V_{CC} = 5.0\text{ V}$ , $C_L = 15\text{ pF}$ , $R_L = 2.0\text{ k}\Omega \pm 5.0\%$ .
$f_{MAX}$	Maximum Clock Frequency	25		25		25		MHz	$V_{CC} = 5.0\text{ V}$ , $V_{IN} = 2.7\text{ V}$ , $C_L = 50\text{ pF}$ , $R_L = 2.0\text{ k}\Omega \pm 5.0\%$ .
$f_{MAX}$	Maximum Clock Frequency	30						MHz	$V_{CC} = 5.0\text{ V}$ , $C_L = 15\text{ pF}$ , $R_L = 2.0\text{ k}\Omega \pm 5.0\%$ .

## NOTES:

1.  $f_{MAX}$ , min. limit specified is the frequency of the input pulse. The output frequency shall be one-half of the input frequency.
2. Tests shall be performed in sequence, attributes data only.
3. The limits specified for  $C_L = 15\text{ pF}$  are guaranteed but not tested.