

# SN54HC374, SN74HC374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCLS141A - DECEMBER 1982 - REVISED JANUARY 1986

- Eight D-Type Flip-Flops in a Single Package
- High-Current 3-State True Outputs Can Drive up to 15 LSTTL Loads
- Full Parallel Access for Loading
- Package Options Include Plastic Small-Outline (DW), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

## description

These 8-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight flip-flops of the 'HC374 are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels that were set up at the data (D) inputs.

An output-enable ( $\overline{OE}$ ) input places the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.


$\overline{OE}$  does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54HC374 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74HC374 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**SN54HC374... J OR W PACKAGE  
SN74HC374... DW, N, OR PW PACKAGE  
(TOP VIEW)**



**SN54HC374... FK PACKAGE  
(TOP VIEW)**



**FUNCTION TABLE  
(each flip-flop)**

INPUTS			OUTPUT
$\overline{OE}$	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	H or L	X	$Q_0$
H	X	X	Z

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1996, Texas Instruments Incorporated




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

5-391

**SN54HC374, SN74HC374**  
**OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**


SCLS141A - DECEMBER 1982 - REVISED JANUARY 1996

**logic symbol†**



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**logic diagram (positive logic)**



**absolute maximum ratings over operating free-air temperature range‡**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) (see Note 1) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) (see Note 1) .....	$\pm 20$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 35$ mA
Continuous current through $V_{CC}$ or GND .....	$\pm 70$ mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DW package .....	1.6 W
N package .....	1.3 W
PW package .....	0.7 W

Storage temperature range,  $T_{STG}$  .....

-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.



POST OFFICE BOX 665303 • DALLAS, TEXAS 75265

SN54HC374, SN74HC374  
 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS  
 WITH 3-STATE OUTPUTS

SCLS141A - DECEMBER 1982 - REVISED JANUARY 1996

**recommended operating conditions**

			SN54HC374			SN74HC374			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub>	Supply voltage		2	5	6	2	5	6	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 2 V		1.5		1.5			V
		V <sub>CC</sub> = 4.5 V		3.15		3.15			
		V <sub>CC</sub> = 6 V		4.2		4.2			
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 2 V		0	0.5	0	0.5		V
		V <sub>CC</sub> = 4.5 V		0	1.35	0	1.35		
		V <sub>CC</sub> = 6 V		0	1.8	0	1.8		
V <sub>I</sub>	Input voltage		0	V <sub>CC</sub>		0	V <sub>CC</sub>		V
V <sub>O</sub>	Output voltage		0	V <sub>CC</sub>		0	V <sub>CC</sub>		V
t <sub>t</sub>	Input transition (rise and fall) time	V <sub>CC</sub> = 2 V		0	1000	0	1000		ns
		V <sub>CC</sub> = 4.5 V		0	500	0	500		
		V <sub>CC</sub> = 6 V		0	400	0	400		
T <sub>A</sub>	Operating free-air temperature		-55		125	-40		85	°C

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			SN54HC374		SN74HC374		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -20 μA	2 V	1.9	1.998	1.9		1.9		V
			4.5 V	4.4	4.499	4.4		4.4		
			6 V	5.9	5.999	5.9		5.9		
		I <sub>OH</sub> = -6 mA	4.5 V	3.98	4.3	3.7		3.84		
		I <sub>OH</sub> = -7.8 mA	6 V	5.48	5.8	5.2		5.34		
V <sub>OL</sub>	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 20 μA	2 V	0.002	0.1	0.1		0.1		V
			4.5 V	0.001	0.1	0.1		0.1		
			6 V	0.001	0.1	0.1		0.1		
		I <sub>OL</sub> = 6 mA	4.5 V	0.17	0.26	0.4		0.33		
		I <sub>OL</sub> = 7.8 mA	6 V	0.15	0.26	0.4		0.33		
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or 0		6 V	±0.1	±100	±1000		±1000		nA
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or 0		6 V	±0.01	±0.5	±10		±5		μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or 0, I <sub>O</sub> = 0		6 V		8	160		80		μA
C <sub>i</sub>		2 V to 6 V		3	10	10		10		pF



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54HC374, SN74HC374**  
**OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

SCLS141A - DECEMBER 1982 - REVISED JANUARY 1996

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		V <sub>CC</sub>	T <sub>A</sub> = 25°C			SN54HC374		SN74HC374		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX		
<i>t<sub>clock</sub></i>	Clock frequency	2 V	0	6	0	4	0	5	MHz	
		4.5 V	0	30	0	20	0	24		
		6 V	0	35	0	24	0	28		
<i>t<sub>w</sub></i>	Pulse duration, CLK high or low	2 V	80		120		100		ns	
		4.5 V	16		24		20			
		6 V	14		20		17			
<i>t<sub>su</sub></i>	Setup time, data before CLK↑	2 V	100		150		125		ns	
		4.5 V	20		30		25			
		6 V	17		25		21			
<i>t<sub>h</sub></i>	Hold time, data after CLK↑	2 V	10		13		12		ns	
		4.5 V	5		5		5			
		6 V	5		5		5			

switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub>	T <sub>A</sub> = 25°C			SN54HC374		SN74HC374		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
<i>t<sub>max</sub></i>			2 V	6	12		4		5		MHz
			4.5 V	30	60		20		24		
			6 V	35	70		24		28		
<i>t<sub>pd</sub></i>	CLK	Any Q	2 V	63	180		270		225		ns
			4.5 V	17	36		54		45		
			6 V	15	31		46		38		
<i>t<sub>en</sub></i>	OE	Any Q	2 V	60	150		225		190		ns
			4.5 V	16	30		45		38		
			6 V	14	26		38		32		
<i>t<sub>dis</sub></i>	OE	Any Q	2 V	36	150		225		190		ns
			4.5 V	17	30		45		38		
			6 V	16	26		38		32		
<i>t<sub>f</sub></i>		Any Q	2 V	28	60		90		75		ns
			4.5 V	8	12		18		15		
			6 V	6	10		15		13		



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54HC374, SN74HC374**  
**OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

SCLS141A - DECEMBER 1982 - REVISED JANUARY 1996

**switching characteristics over recommended operating free-air temperature range,  $C_L = 150 \text{ pF}$  (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub>	$T_A = 25^\circ\text{C}$			SN54HC374		SN74HC374		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			2 V	6	12				5		MHz
			4.5 V	30	60				24		
			6 V	35	70				28		
t <sub>pd</sub>	CLK	Any Q	2 V		80	230		345		290	ns
			4.5 V		22	46		69		58	
			6 V		19	39		58		49	
t <sub>en</sub>	OE	Any Q	2 V		70	200		300		250	ns
			4.5 V		25	40		60		50	
			6 V		22	34		51		43	
t <sub>t</sub>		Any Q	2 V		45	210		315		265	ns
			4.5 V		17	42		63		53	
			6 V		13	36		53		45	


**operating characteristics,  $T_A = 25^\circ\text{C}$**

PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$ Power dissipation capacitance per flip-flop	No load	100	pF





# **SN54HC374, SN74HC374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS**

SCLS141A - DECEMBER 1982 - REVISED JANUARY 1998

## **PARAMETER MEASUREMENT INFORMATION**



PARAMETER		R <sub>L</sub>	C <sub>L</sub>	S1	S2
t <sub>en</sub>	t <sub>PZH</sub>	1 kΩ	50 pF or 150 pF	Open	Closed
	t <sub>PZL</sub>			Closed	Open
t <sub>dis</sub>	t <sub>PHZ</sub>	1 kΩ	50 pF	Open	Closed
	t <sub>PLZ</sub>			Closed	Open
t <sub>pd</sub> or t <sub>f</sub>		—	50 pF or 150 pF	Open	Open



NOTES:

- $C_L$  includes probe and test-fixture capacitance.
- Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_r = 6$  ns,  $t_f = 6$  ns.
- For clock inputs,  $f_{max}$  is measured when the input duty cycle is 50%.
- The outputs are measured one at a time with one input transition per measurement.
- $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- $t_{PZL}$  and  $t_{ZH}$  are the same as  $t_{en}$ .
- $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

**Figure 1. Load Circuit and Voltage Waveforms**

