

GD54/74HC73, GD54/74HCT73

DUAL J-K FLIP-FLOPS WITH CLEAR

General Description

These devices are identical in pinout to the 54/74LS73. These flip-flops are edge sensitive to the clock input and change state on the negative going transition of the clock pulse. Each flip-flop has independent J, K, Clock, and Clear inputs and Q and \bar{Q} outputs. Clear is independent of the clock and accomplished by a Low level on the input. These devices are characterized for operation over wide temperature ranges to meet industry and military specifications.

Features

- Low Power consumption characteristic of CMOS devices
- Output drive capability: 10 LS TTL Loads Min.
- Operating speed superior to LS TTL
- Wide operating voltage range: for HC 2 to 6 volts for HCT 4.5 to 5.5 volts
- Low input current: $1\mu A$ Max.
- Low quiescent current: $40\mu A$ Max. (74HC)
- High noise immunity characteristic of CMOS
- Diode protection on all inputs

Logic Symbol





Fig. 1 Logic Symbol

Pin Configuration



suffix-blank : Plastic Dual In Line Package
 suffix-J : Ceramic Dual In Line Package
 suffix-D : Small Outline Package

Function Table

OPERATING MODE	INPUTS			OUTPUTS	
	nCLR	nCLK	nJnK	nQ	nQ̄
asynchronous reset	L	X	X X	L	H
toggle	H	↓	h h	q̄	q
load "0" (reset)	H	↓	I h	L	H
load "1" (set)	H	↓	h I	H	L
hold "no change"	H	↓	I I	q	q̄

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CLK transition

L = LOW voltage level

I = LOW voltage level one set-up time prior to the LOW-to-HIGH CLK transition

q = lower case letters indicate the state of the referenced output one set-up time prior to the LOW-to-HIGH CLK transition

X = don't care

↓ = HIGH-to-LOW CLK transition

Absolute Maximum Ratings

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{CC}	DC Supply voltage		-0.5	+7	V
I_{IK}, I_{OK}	DC input or output diode current	for $V_I < -0.5$ or $V_I > V_{CC} + 0.5V$	$ 20 $	mA	
I_O	DC output source or sink current	for $-0.5V < V_O < V_{CC} + 0.5V$	$ 25 $	mA	
I_{CC}	DC V_{CC} or GND current		$ 50 $	mA	
T_{stg}	Storage temperature range		-65	150	°C
P_D	Power dissipation per package	above $+70^{\circ}\text{C}$: degrade linearly with 8mW/K		500	mW
T_L	Lead temperature	At distance $1/16 \pm 1/32$ in. from case for 60 sec(CERAMIC) 10 sec(PLASTIC)		300 260	°C

Recommended Operating Conditions

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range V_{CC} : GD54/74HC Types GD54/74HCT Types	2 4.5	6 5.5	V
DC Input or Output Voltage V_I, V_O	0	V_{CC}	V
Operating Temperature T_A : GD74 Types GD54 Types	-40 -55	+85 +125	°C
Input Rise and Fall times t_r, t_f : GD54/74HC Types at 2V at 4.5V at 6V GD54/74HCT Types at 4.5V		1000 500 400 500	ns


Logic Diagram

Fig. 2 Logic diagram (one flip-flop)

GD54/74HC73, GD54/74HCT73

Timing Requirements for HCT : $t_r=t_f=6\text{ns}$ $C_L=50\text{ pF}$

SYMBOL	PARAMETER	V_{CC} (V)	$T_A=25^\circ\text{C}$			GD74HCT73		GD74HCT73		UNIT	
			MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.		
t_w	Pulse width	\overline{CLR}	4.5	18	10		20		25		ns
		\overline{CLK}	4.5	16	10		20		25		ns
t_{su}	Setup time	Data to \overline{CLK}	4.5	15	10		18		20		ns
t_{rec}	Recovery time	\overline{CLR} to \overline{CLK}	4.5	5	0		5		5		ns
t_h	Hold time	\overline{CLK} to Data	4.5	3	0		3		3		ns

AC Characteristics for HCT : $t_r=t_f=6\text{ns}$ $C_L=50\text{ pF}$

SYMBOL	PARAMETER	V_{CC} (V)	$T_A=25^\circ\text{C}$			GD74HCT73		GD54HCT73		UNIT
			MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.	
f_{max}	Maximum clock Pulse frequency	4.5	27	54		22		18		MHz
t_{PLH} / t_{PHL}	Propagation Delay time $n\overline{CLK}$ to $n\overline{Q}$	4.5		18	35		44		53	ns
t_{PLH} / t_{PHL}	Propagation Delay time $n\overline{CLK}$ to $n\overline{Q}$	4.5		18	35		44		53	ns
t_{PLH} / t_{PHL}	Propagation Delay time $n\overline{CLR}$ to $n\overline{Q}, n\overline{Q}$	4.5		20	35		44		53	ns
t_{TLH} / t_{THL}	Output Transition time	4.5		8	15		18		22	ns

AC Waveforms




Fig. 3 Waveforms showing the clock ($n\overline{CLK}$) to output (nQ , $n\overline{Q}$) propagation delays, the clock pulse width, the J and K to $n\overline{CLK}$ set-up and hold times, the output transition times and the maximum clock pulse frequency.

Note to Fig. 3

The shaded areas indicate when the input is permitted to change for predictable output performance.




Fig. 4 Waveforms showing the clear ($nCLR$) input to output (nQ , $n\overline{Q}$) propagation delays and the clear pulse width.

Note to AC waveforms

- (1) HC : $V_M = 50\%$; $V_i = \text{GND to } V_{cc}$
- HCT : $V_M = 1.3V$; $V_i = \text{GND to } 3V$.