

16-bit buffer/line driver; with 30Ω series termination resistors; (3-State)

74LVCH162244

FEATURES


- Wide supply voltage range of 1.2V to 3.6V
- Complies with JEDEC standard no. 8-1A
- CMOS low power consumption
- MULTIBYTE™ flow-through standard pin-out architecture
- Low inductance multiple power and ground pins for minimum noise and ground bounce
- Direct interface with TTL levels
- Bushold on data inputs
- Integrated 30Ω termination resistor

DESCRIPTION

The 74LVCH162244 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.

The 74LVCH162244 is a 16-bit non-inverting buffer/line driver with 3-State outputs. The 3-State outputs are controlled by the output enable inputs \overline{OE} and \overline{OE} . A HIGH on \overline{OE} causes the outputs to assume a high impedance OFF-state. The 74LVCH162244 is designed with 30Ω series resistors in both HIGH and LOW output states. The device can be used as four 4-bit buffers, two 8-bit buffers or one 16-bit buffer.

PIN CONFIGURATION



SW00194

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
48-Pin Plastic SSOP Type III	-40°C to +85°C	74LVCH162244 DL	VCH162244 DL	SOT370-1
48-Pin Plastic TSSOP Type II	-40°C to +85°C	74LVCH162244 DGG	VCH162244 DGG	SOT362-1

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25^\circ C$; $t_r = t_f \leq 2.5$ ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t_{PHL}/t_{PLH}	Propagation delay 1An to 1Yn; 2An to 2Yn	$C_L = 50\text{pF}$ $V_{CC} = 3.3\text{V}$	2.1	ns
C_I	Input capacitance		5.0	pF
C_{PD}	Power dissipation capacitance per buffer	$V_I = \text{GND to } V_{CC}$	30	pF

NOTES:

- C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f_i = input frequency in MHz; C_L = output load capacity in pF;

f_o = output frequency in MHz; V_{CC} = supply voltage in V;


$\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.

16-bit buffer/line driver; with 30Ω series termination resistors; (3-State)

74LVCH162244

PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION
1	$\overline{1OE}$	Output enable input (active LOW)
2, 3, 5, 6	$1Y_0$ to $1Y_3$	Data outputs
4, 10, 15, 21, 28, 34, 39, 45	GND	Ground (0V)
7, 18, 31, 42	V_{CC}	Positive supply voltage
8, 9, 11, 12	$2Y_0$ to $2Y_3$	Data outputs
13, 14, 16, 17	$3Y_0$ to $3Y_3$	Data outputs
19, 20, 22, 23	$4Y_0$ to $4Y_3$	Data outputs
24	$\overline{4OE}$	Output enable input (active LOW)
25	$\overline{3OE}$	Output enable input (active LOW)
30, 29, 27, 26	$4A_0$ to $4A_3$	Data inputs
36, 35, 33, 32	$3A_0$ to $3A_3$	Data inputs
41, 40, 38, 37	$2A_0$ to $2A_3$	Data inputs
47, 46, 44, 43	$1A_0$ to $1A_3$	Data inputs
48	$\overline{2OE}$	Output enable input (active LOW)

LOGIC SYMBOL**FUNCTION TABLE**



INPUTS		OUTPUT
$n\overline{OE}$	$n\overline{An}$	$n\overline{Yn}$
L	L	L
L	H	H
H	X	Z

H = HIGH voltage level

L = LOW voltage level

X = don't care

Z = high impedance OFF-state

LOGIC SYMBOL (IEEE/IEC)**BUSHOLD CIRCUIT**

16-bit buffer/line driver; with 30Ω series termination resistors; (3-State)
74LVCH162244
ABSOLUTE MAXIMUM RATINGS^{1,2}

In accordance with the Absolute Maximum Rating System (IEC 134)
Voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V_{CC}	DC supply voltage		-0.5 to +4.6	V
I_{IK}	DC input diode current	$V_I < 0$	-50	mA
V_I	DC input voltage	For control pins only ³	-0.5 to +5.5	V
V_i	DC input voltage	For data inputs only ³	-0.5 to $V_{CC} + 0.5$	V
I_{OK}	DC output diode current	$V_O > V_{CC}$ or $V_O < 0$	± 50	mA
V_{OUT}	DC output voltage	Note 3	-0.5 to $V_{CC} + 0.5$	V
I_{OUT}	DC output source or sink current	$V_O = 0$ to V_{CC}	± 50	mA
I_{GND}, I_{CC}	DC V_{CC} or GND current		± 100	mA
T_{STG}	Storage temperature range		-60 to +150	°C
P_{TOT}	Power dissipation per package -plastic medium-shrink SO (SSOP) -plastic mini-pack (TSSOP)	For temperature range: -40 to +125 °C above +55°C derate linearly with 11.3 mW/K above +55°C derate linearly with 8 mW/K	850 600	mW

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	LIMITS		UNIT
			MIN	MAX	
V_{CC}	DC supply voltage (for max. speed performance)		2.7	3.6	V
V_{CC}	DC supply voltage (for low-voltage applications)		1.2	3.6	V
V_I	DC Input voltage range	Data inputs only	0	V_{CC}	V
V_i	DC Input voltage range	Control pins only	0	5.5	V
V_O	DC output voltage range		0	V_{CC}	V
T_{AMB}	Operating free-air temperature range		-40	+85	°C
t_r, t_f	Input rise and fall times	$V_{CC} = 2.7$ to 3.0V $V_{CC} = 3.0$ to 3.6V	0 0	20 10	ns/V

16-bit buffer/line driver; with 30Ω series termination
resistors; (3-State)

74LVCH162244

DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT	
			Temp = -40°C to $+85^{\circ}\text{C}$				
			MIN	TYP ¹	MAX		
V_{IH}	HIGH level Input voltage	$V_{CC} = 1.2\text{V}$	V_{CC}			V	
		$V_{CC} = 2.7 \text{ to } 3.6\text{V}$	2.0				
V_{IL}	LOW level Input voltage	$V_{CC} = 1.2\text{V}$		GND		V	
		$V_{CC} = 2.7 \text{ to } 3.6\text{V}$		0.8			
V_{OH}	HIGH level output voltage	$V_{CC} = 2.7\text{V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = -6\text{mA}$	$V_{CC}-0.5$			V	
		$V_{CC} = 3.0\text{V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = -100\mu\text{A}$	$V_{CC}-0.2$	V_{CC}			
		$V_{CC} = 3.0\text{V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = -12\text{mA}$	$V_{CC}-1.0$				
V_{OL}	LOW level output voltage	$V_{CC} = 2.7\text{V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = 6\text{mA}$		0.4		V	
		$V_{CC} = 3.0\text{V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100\mu\text{A}$		0.2			
		$V_{CC} = 3.0\text{V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = 12\text{mA}$		0.55			
I_I	Input leakage current	$V_{CC} = 3.6\text{V}; V_I = 5.5\text{V} \text{ or } \text{GND}$	Control pins	± 0.1	± 5	μA	
		$V_{CC} = 3.6\text{V}; V_I = V_{CC} \text{ or } \text{GND}$	Data input pins ²	± 0.1	± 5		
I_{IHZ}/I_{ILZ}	Input current for common I/O pins	$V_{CC} = 3.6\text{V}; V_I = V_{CC} \text{ or } \text{GND}$		± 0.1	± 15	μA	
I_{OZ}	3-State output OFF-state current	$V_{CC} = 3.6\text{V}; V_I = V_{IH} \text{ or } V_{IL}; V_O = V_{CC} \text{ or } \text{GND}$		0.1	± 10	μA	
I_{CC}	Quiescent supply current	$V_{CC} = 3.6\text{V}; V_I = V_{CC} \text{ or } \text{GND}; I_O = 0$		0.2	40	μA	
ΔI_{CC}	Additional quiescent supply current per control pin	$V_{CC} = 2.7\text{V} \text{ to } 3.6\text{V}; V_I = V_{CC}-0.6\text{V}; I_O = 0$		5	500	μA	
ΔI_{CC}	Additional quiescent supply current per data I/O pin	$V_{CC} = 2.7\text{V} \text{ to } 3.6\text{V}; V_I = V_{CC}-0.6\text{V}; I_O = 0$		150	750	μA	
I_{BHL}	Bushold LOW sustaining current	$V_{CC} = 3.0\text{V}; V_I = 0.8V^{2.3}$	75			μA	
I_{BHH}	Bushold HIGH sustaining current	$V_{CC} = 3.0\text{V}; V_I = 2.0V^{2.3}$	-75			μA	
I_{BHLO}	Bushold LOW overdrive current	$V_{CC} = 3.6V^{2.4}$	450			μA	
I_{BHHO}	Bushold HIGH overdrive current	$V_{CC} = 3.6V^{2.4}$	-450			μA	

NOTES:

1. All typical values are at $V_{CC} = 3.3\text{V}$ and $T_{amb} = 25^{\circ}\text{C}$.
2. For data inputs only, control inputs do not have a bushold circuit.
3. The specified sustaining current at the data input holds the input below the specified V_I level.
4. The specified overdrive current at the data input forces the data input to the opposite logic input state.

16-bit buffer/line driver; with 30Ω series termination resistors; (3-State)

74LVCH162244

AC CHARACTERISTICS

GND = 0V; $t_R = t_F = 2.5\text{ns}$; $C_L = 50\text{pF}$; $R_L = 500\Omega$; $T_{amb} = -40^\circ\text{C}$ to $+85^\circ\text{C}$.

SYMBOL	PARAMETER	WAVEFORM	LIMITS						UNIT		
			$V_{CC} = 3.3V \pm 0.3V$			$V_{CC} = 2.7V$		$V_{CC} = 1.2V$			
			MIN	TYP ¹	MAX	MAX	TYP ¹	MAX			
t_{PHL} t_{PLH}	Propagation delay 1An to 1Yn; 2An to 2Yn	1		3.5	6.0	7.0	16.0		ns		
t_{PZH} t_{PZL}	3-State output enable time 1OE to 1Yn; 2OE to 2Yn	2, 3		4.0	7.5	8.5			ns		
t_{PHZ} t_{PLZ}	3-State output disable time 1OE to 1Yn; 2OE to 2Yn	2, 3		3.7	6.5	7.0			ns		

NOTE:

1. All typical values are at $V_{CC} = 3.3\text{V}$ and $T_{amb} = 25^\circ\text{C}$.


AC WAVEFORMS

$V_M = 1.5\text{V}$ at $V_{CC} \geq 2.7\text{V}$; $V_M = 0.5\text{V}_{CC}$ at $V_{CC} < 2.7\text{V}$.


V_{OL} and V_{OH} are the typical output voltage drop that occur with the output load.

$V_X = V_{OL} + 0.3\text{V}$ at $V_{CC} \geq 2.7\text{V}$; $V_X = V_{OL} + 0.1\text{V}_{CC}$ at $V_{CC} < 2.7\text{V}$

$V_Y = V_{OH} - 0.3\text{V}$ at $V_{CC} \geq 2.7\text{V}$; $V_Y = V_{OH} - 0.1\text{V}_{CC}$ at $V_{CC} < 2.7\text{V}$




Waveform 1. Waveforms showing the input (An) to output (Yn) propagation delay times



Waveform 2. Waveforms showing the 3-State enable and disable times

TEST CIRCUIT



Waveform 3. Load circuitry for switching times