

# P54/74PCT821A/B-P54/74PCT823A/B P54/74PCT825A/B BUS INTERFACE REGISTERS

PRELIMINARY

T-52-07



## FEATURES

- Equivalent to Bipolar Am29821/23/25 Bipolar Registers
- Full CMOS Implementation
- Low Power Operation
- Fully TTL Compatible Input and Output Levels
- High Speed Parallel Registers with positive edge-triggered D-type Flip-Flops
- Buffered Common Clock Enable ( $\overline{EN}$ ) and Asynchronous Clear Input ( $\overline{CLR}$ )
- $I_{OL} = 48\text{mA}$  (Commercial) and  $32\text{mA}$  (Military)
- Clamp Diodes on all Inputs for Ringing Suppression
- Compact Pinout
  - 24-Pin 300 mil DIP, SOIC
  - 28-Pad 450 mil sq. LCC



## DESCRIPTION

The P54/74PCT820 series bus interface registers are designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider address/data paths or buses carrying parity. The P54/74PCT821 is a buffered, 10 bit wide version of the popular '374 function. The P54/74PCT823 is a 9-bit wide buffered register with Clock Enable ( $\overline{EN}$ ) and Clear ( $\overline{CLR}$ )—Ideal for parity bus interfacing in high-performance microprogrammed systems. The P54/74PCT825 is a 8-bit buffered register with all the 'PCT823 controls plus multiple enables ( $\overline{OE}_1, \overline{OE}_2, \overline{OE}_3$ ) to allow multiuser control of the interface, e.g.,  $\overline{CS}$ , DMA and RD/ $\overline{WR}$ . They are ideal for use as an output port requiring high  $I_{OL}/I_{OH}$ .

The P54/74PCT800 family of devices are designed for high-capacitance load drive capability, while providing low-capacitance bus loading at both inputs and outputs.

All inputs have clamp diodes and all outputs are designed for low-capacitance bus loading in the high impedance state.


The P54/74PCT820 interface family is manufactured using PACE Technology™ which is Performance Advanced CMOS Engineered to use 0.8 micron effective channel lengths giving 500 picoseconds loaded\* internal gate delays. PACE Technology includes two-level metal and epitaxial substrates. In addition to very high performance and very high density, the technology features latch-up protection, single event upset protection, and is supported by a Class 1 environment volume production facility.

\*For a fan-in/fan-out of 4, at 85°C junction temperature and 5.0V supply. For a fan-in/fan-out of 1, the internal gate delay is 200 picosecond at room temperature and 5.0V.

4



## FUNCTIONAL BLOCK DIAGRAM




T-52-07

PRODUCT SELECTOR GUIDE

Non-inverting	Device		
	10-Bit	9-Bit	8-Bit
	54/74PCT821A/B	54/74PCT823A/B	54/74PCT825A/B

PIN CONFIGURATIONS


P54/74PCT821 (10-Bit Register)



DIP (D4,P4) SOIC (S4)


LCC (L5-1)

LOGIC SYMBOLS




1570 02

P54/74PCT823 (9-Bit Register)




DIP (D4,P4) SOIC (S4)

LCC (L5-1)




1570 03

P54/74PCT825 (8-Bit Register)



DIP (D4,P4) SOIC (S4)

LCC (L5-1)



1570 04

T-52-07

**ABSOLUTE MAXIMUM RATINGS<sup>1,2</sup>**

Symbol	Parameter	Value	Unit
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
T <sub>A</sub>	Ambient Temperature Under Bias	-55 to +125	°C
V <sub>CC</sub>	V <sub>CC</sub> Potential to Ground	-0.5 to +7.0	V
I <sub>IN</sub>	Input Current	-30 to +5.0	mA

Notes: 1570 Tbl 01

1. Operation beyond the limits set forth in the above table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.

Symbol	Parameter	Value	Unit
I <sub>OUTPUT</sub>	Current Applied to Output	100	mA
V <sub>IN</sub>	Input Voltage	-0.5 to V <sub>CC</sub> + 0.5	V
V <sub>OUT</sub>	Voltage Applied to Output	-0.5 to V <sub>CC</sub> + 0.5	V

1570 Tbl 02

2. Unused inputs must always be connected to an appropriate logic voltage level, preferably either V<sub>CC</sub> or ground.

**RECOMMENDED OPERATING CONDITIONS**

Free Air Ambient Temperature	Min	Max
Military	-55°C	+125°C
Commercial	0°C	+70°C

1570 Tbl 03

Supply Voltage (V <sub>CC</sub> )	Min	Max
Military	+4.5V	+5.5V
Commercial	+4.75V	+5.25V

1570 Tbl 04

**DC ELECTRICAL CHARACTERISTICS** (Over recommended operating conditions)

Symbol	Parameter	Min	Typ <sup>1</sup>	Max	Units	V <sub>CC</sub>	Conditions
V <sub>IH</sub>	Input HIGH Voltage	2.0		V <sub>CC</sub> + 0.5	V		
V <sub>IL</sub>	Input LOW Voltage	-0.5		0.8	V		
V <sub>H</sub>	Hysteresis		.35		V		All inputs
V <sub>CD</sub>	Input Clamp Diode Voltage			-1.2	V	MIN	I <sub>IN</sub> = -18mA
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = 0.2V, or V <sub>CC</sub> - 0.2V		V <sub>CC</sub> - 0.2		V	I <sub>OH</sub> = -32µA
		Military/Commercial (CMOS)		V <sub>CC</sub> - 0.2		V	MIN I <sub>OH</sub> = -300µA
		Military (TTL)		2.4		V	MIN I <sub>OH</sub> = -15mA
		Commercial (TTL)		2.7		V	MIN I <sub>OH</sub> = -24mA
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = 0.2V, or V <sub>CC</sub> - 0.2V			0.2	V	I <sub>OL</sub> = 300µA
		Military/Commercial (CMOS)			0.2	V	MIN I <sub>OL</sub> = 300µA
		Military (TTL)			0.5	V	MIN I <sub>OL</sub> = 32mA
		Commercial (TTL)			0.5	V	MIN I <sub>OL</sub> = 48mA
I <sub>IH</sub>	Input HIGH Current			5	µA	MAX	V <sub>IN</sub> = V <sub>CC</sub>
I <sub>IL</sub>	Input LOW Current			-5	µA	MAX	V <sub>IN</sub> = GND
I <sub>IH</sub>	Input HIGH Current <sup>3</sup>			5	µA	MAX	V <sub>IN</sub> = 2.7V
I <sub>IL</sub>	Input LOW Current <sup>3</sup>			-5	µA	MAX	V <sub>IN</sub> = 0.5V
I <sub>OZH</sub>	Off State I <sub>OUT</sub> HIGH-Level Voltage Applied			10	µA	MAX	V <sub>OUT</sub> = V <sub>CC</sub>
I <sub>OZL</sub>	Off State I <sub>OUT</sub> LOW-Level Voltage Applied			-10	µA	MAX	V <sub>OUT</sub> = GND
I <sub>OZH</sub>	Off State I <sub>OUT</sub> HIGH-Level Voltage Applied <sup>3</sup>			10	µA	MAX	V <sub>OUT</sub> = 2.7V
I <sub>OZL</sub>	Off State I <sub>OUT</sub> LOW-Level Voltage Applied <sup>3</sup>			-10	µA	MAX	V <sub>OUT</sub> = 0.5V
I <sub>OS</sub>	Output Short Circuit Current <sup>2</sup>	-75			mA	MAX	V <sub>OUT</sub> = 0.0V
C <sub>IN</sub>	Input Capacitance <sup>3</sup>		5	10	pF	MAX	All inputs
C <sub>OUT</sub>	Output Capacitance <sup>3</sup>		9	12	pF	MAX	All outputs

Notes:

1570 Tbl 05

1. Typical limits are at V<sub>CC</sub> = 5.0V, T<sub>A</sub> = +25°C ambient.  
 2. Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect

operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

3. This parameter is guaranteed but not tested.

4

T-52-07

★ **DC CHARACTERISTICS** (Over recommended operating conditions unless otherwise specified.)

Symbol	Parameter	Typ <sup>1</sup>	Max	Units	Conditions
$I_{CCQC}$	Quiescent Power Supply Current (CMOS inputs) Com'l. Mil.	.003	0.3	mA	$V_{CC} = \text{MAX}, V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V, f = 0,$ Outputs Open
		.003	0.5	mA	
$I_{CCQT}$	Quiescent Power Supply Current (TTL inputs)		2.0	mA	$V_{CC} = \text{MAX}, V_{IN} = 3.4V^2,$ $f = 0,$ Outputs Open
$I_{CCD}$	Dynamic Power Supply Current <sup>3</sup>		0.25	mA/ mHz	$V_{CC} = \text{MAX},$ One Bit Toggling, 50% Duty Cycle, $\overline{OE} = \text{GND},$ $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V,$ Outputs Open
$I_{CC}$	Total Power Supply Current <sup>5</sup>		4.0	mA	$V_{CC} = \text{MAX}, f_0 = 10\text{MHz},$ 50% Duty Cycle, Outputs Open, One Bit Toggling at $f_1 = 5\text{MHz},$ $\overline{OE} = \text{GND}$ and $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
			6.0	mA	$V_{CC} = \text{MAX}, f_0 = 10\text{MHz},$ 50% Duty Cycle, Outputs Open, One Bit Toggling at $f_1 = 5\text{MHz},$ $\overline{OE} = \text{GND}$ and $V_{IN} = 3.4V$ or $V_{IN} = \text{GND}$
			7.8 <sup>4</sup>	mA	$V_{CC} = \text{MAX}, f_0 = 10\text{MHz},$ 50% Duty Cycle, Outputs Open, Eight Bits Toggling at $f_1 = 2.5\text{MHz},$ $\overline{OE} = \text{GND}$ and $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
			16.8 <sup>4</sup>	mA	$V_{CC} = \text{MAX}, f_0 = 10\text{MHz},$ 50% Duty Cycle, Outputs Open, Eight Bits Toggling at $f_1 = 2.5\text{MHz},$ $\overline{OE} = \text{GND}$ and $V_{IN} = 3.4V$ or $V_{IN} = \text{GND}$

**Notes:**

1. Typical values are at  $V_{CC} = 5.0V, +25^\circ\text{C}$  ambient and maximum loading.
2. Per TTL driven input ( $V_{IN} = 3.4V$ ); all other inputs at  $V_{CC}$  or GND.
3. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
4. Values for these conditions are examples of the  $I_{CC}$  formula. These limits are guaranteed but not tested.
5.  $I_{CC} = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$   
 $I_{CC} = I_{CCQC} + I_{CCQT} D_H N_T + I_{CCD} (f_0/2 + f_1 N_I)$   
 $I_{CCQC}$  = Quiescent Current with CMOS input levels

- 1570 Tbl 06
- $I_{CCQT}$  = Power Supply Current for a TTL High Input ( $V_{IN} = 3.4V$ )
  - $D_H$  = Duty Cycle for TTL Inputs High
  - $N_T$  = Number of TTL Inputs at  $D_H$
  - $I_{CCD}$  = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
  - $f_0$  = Clock Frequency for Register Devices (Zero for Non-Register Devices)
  - $f_1$  = Input Frequency
  - $N_I$  = Number of Inputs at  $f_1$
- All currents are in milliamps and all frequencies are in megahertz.

AC CHARACTERISTICS

T-52-07

Symbol	Parameter	Test Conditions	P54/74PCT821A/823A/825A				P54/74PCT821B/823B/825B				Units	Fig. No.
			MIL		COM'L		MIL		COM'L			
			Min. <sup>1</sup>	Max.	Min. <sup>1</sup>	Max.	Min. <sup>1</sup>	Max.	Min. <sup>1</sup>	Max.		
$t_{PLH}$ $t_{PHL}$	Propagation Delay Clock to $Y_1$ ( $\overline{OE}$ = LOW)	$C_L = 50pF$ $R_L = 500\Omega$	-	12.0	-	12.0	-	8.5	-	7.5	ns	1, 5
$t_{PLH}$ $t_{PHL}$	Propagation Delay Clock to $Y_1$ ( $\overline{OE}$ = LOW)	$C_L = 300pF^2$ $R_L = 500\Omega$	-	20.0	-	20.0	-	16.0	-	15.0	ns	1, 5
$t_{PLH}$	Propagation Delay Clear to $Y_1$	$C_L = 50pF$ $R_L = 500\Omega$	-	20.0	-	20.0	-	9.5	-	9.0	ns	1, 5
$t_{PZH}$ $t_{PZL}$	Output Enable Time $\overline{OE}$ to $Y_1 \uparrow$	$C_L = 50pF$ $R_L = 500\Omega$	-	15.0	-	14.0	-	9.0	-	8.0	ns	1, 7, 8
$t_{PZH}$ $t_{PZL}$	Output Enable Time $\overline{OE}$ to $Y_1 \uparrow$	$C_L = 300pF^2$ $R_L = 500\Omega$	-	25.0	-	23.0	-	16.0	-	15.0	ns	1, 7, 8
$t_{PHZ}$ $t_{PHL}$	Output Disable Time $\overline{OE}$ to $Y_1 \uparrow$	$C_L = 5pF^2$ $R_L = 500\Omega$	-	10.0	-	9.0	-	7.0	-	6.5	ns	1, 7, 8
$t_{PHZ}$ $t_{PHL}$	Output Disable Time $\overline{OE}$ to $Y_1 \uparrow$	$C_L = 50pF$ $R_L = 500\Omega$	-	18.0	-	16.0	-	8.0	-	7.5	ns	1, 7, 8

1570 Tbl 07

AC OPERATING REQUIREMENTS

Symbol	Parameter	Test Conditions	P54/74PCT821A/823A/825A				P54/74PCT821B/823B/825B				Units	Fig. No.
			MIL		COM'L		MIL		COM'L			
			Min. <sup>1</sup>	Max.	Min. <sup>1</sup>	Max.	Min. <sup>1</sup>	Max.	Min. <sup>1</sup>	Max.		
$t_{su}$	Data to CP Set-up Time	$C_L = 50pF$ $R_L = 500\Omega$	4.0	-	4.0	-	3.0	-	3.0	-	ns	4
$t_h$	Data CP Hold Time		2.0	-	2.0	-	1.5	-	1.5	-	ns	4
$t_{su}$	Enable ( $\overline{EN} \uparrow$ ) to CP Set-up Time		4.0	-	4.0	-	3.0	-	3.0	-	ns	9
$t_h$	Enable $\overline{EN}$ Hold Time		2.0	-	2.0	-	0.0	-	0.0	-	ns	9
$t_{rec}$	Clear Recovery ( $\overline{CLR} \uparrow$ ) Time		7.0	-	7.0	-	6.0	-	6.0	-	ns	6
$t_w(H)$ $t_w(L)$	Clock Pulse Width HIGH or LOW		7.0	-	7.0	-	6.0	-	6.0	-	ns	5
$t_w(L)$	Clear ( $\overline{CLR} = \text{LOW}$ ) Pulse Width		7.0	-	7.0	-	6.0	-	6.0	-	ns	5

Notes:

1. Minimum limits are guaranteed but not tested on Propagation Delays.
2. These parameters are guaranteed but not tested.

1570 Tbl 08

4

★  
PIN DESCRIPTION

Name	I/O	Description
$D_1$	I	The D flip-flop data inputs.
$\overline{CLR}$	I	For both inverting and non-inverting registers, when the clear input is LOW and $\overline{OE}$ is LOW, the $Q_1$ outputs are LOW. When the clear input is HIGH, data can be entered into the register.
CP	O	Clock Pulse for the register; enters data into the register on the LOW-to-HIGH transition.
$Y_1, \overline{Y}_1$	O	The register three-state outputs.
$\overline{EN}$	I	Clock Enable. When the clock enable is LOW, data on the $D_1$ input is transferred to the $Q_1$ output on the LOW-to HIGH clock transition. When the clock enable is HIGH, the $Q_1$ outputs do not change state, regardless of the data or clock input transitions.
$\overline{OE}$	I	Output Control. When the $\overline{OE}$ input is HIGH, the $Y_1$ outputs are in the high impedance state. When the $\overline{OE}$ input is LOW, the TRUE register data is present at the $Y_1$ outputs.

1570 Tbl 09


FUNCTION TABLES  
P54/74PCT821/23/25

T-52-07

Inputs					Internal Outputs		Function
$\overline{OE}$	CLR	$\overline{EN}$	$D_1$	CP	$Q_1$	$Y_1$	
H	X	L	L	↑	L	Z	High Z
H	X	L	H	↑	H	Z	
H	L	X	X	X	L	Z	Clear
L	L	X	X	X	L	L	
H	H	H	X	X	NC	Z	Hold
L	H	H	X	X	NC	NC	
H	H	L	L	↑	L	Z	Load
H	H	L	H	↑	H	Z	
L	H	L	L	↑	L	L	
L	H	L	H	↑	H	H	

H = HIGH, L = LOW, X = Don't Care, NC = No Change, 1570 Tbl 10  
↑ = LOW-to-HIGH Transition, Z = HIGH Impedance

ORDERING INFORMATION



1570 05

TECHDOC 1570