

P54/74PCT821A/B-P54/74PCT823A/B P54/74PCT825A/B BUS INTERFACE REGISTERS

PRELIMINARY

T-52-07

FEATURES

- Equivalent to Bipolar Am29821/23/25 Bipolar Registers
- Full CMOS Implementation
- Low Power Operation
- Fully TTL Compatible Input and Output Levels
- High Speed Parallel Registers with positive edge-triggered D-type Flip-Flops
- Buffered Common Clock Enable (EN) and Asynchronous Clear Input (CLR)
- $I_{OL} = 48mA$ (Commercial) and $32mA$ (Military)
- Clamp Diodes on all Inputs for Ringing Suppression
- Compact Pinout
 - 24-Pin 300 mil DIP, SOIC
 - 28-Pad 450 mil sq. LCC

DESCRIPTION

The P54/74PCT820 series bus interface registers are designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider address/data paths or buses carrying parity. The P54/74PCT821 is a buffered, 10 bit wide version of the popular '374 function. The P54/74PCT823 is a 9-bit wide buffered register with Clock Enable (EN) and Clear (CLR)—ideal for parity bus interfacing in high-performance microprogrammed systems. The P54/74PCT825 is a 8-bit buffered register with all the 'PCT823 controls plus multiple enables (\overline{OE}_1 , \overline{OE}_2 , \overline{OE}_3) to allow multiuser control of the interface, e.g., CS, DMA and RD/WR. They are ideal for use as an output port requiring high I_{OL}/I_{OH} .

The P54/74PCT800 family of devices are designed for high-capacitance load drive capability, while providing low-capacitance bus loading at both inputs and outputs.


All inputs have clamp diodes and all outputs are designed for low-capacitance bus loading in the high impedance state.

The P54/74PCT820 interface family is manufactured using PACE Technology™ which is Performance Advanced CMOS Engineered to use 0.8 micron effective channel lengths giving 500 picoseconds loaded* internal gate delays. PACE Technology includes two-level metal and epitaxial substrates. In addition to very high performance and very high density, the technology features latch-up protection, single event upset protection, and is supported by a Class 1 environment volume production facility.

*For a fan-in/fan-out of 4, at 85°C junction temperature and 5.0V supply. For a fan-in/fan-out of 1, the internal gate delay is 200 picosecond at room temperature and 5.0V.

4

FUNCTIONAL BLOCK DIAGRAM



1570 01

PERFORMANCE
SEMICONDUCTOR CORPORATION

Means Quality, Service and Speed

©1989 Performance Semiconductor Corporation



PRODUCT SELECTOR GUIDE

Non-inverting	Device		
	10-Bit	9-Bit	8-Bit
	54/74PCT821A/B	54/74PCT823A/B	54/74PCT825A/B

T-52-07

PIN CONFIGURATIONS


P54/74PCT821 (10-Bit Register)



DIP (D4,P4) SOIC (S4)



LCC (L5-1)

LOGIC SYMBOLS



1570 02

P54/74PCT823 (9-Bit Register)





DIP (D4,P4) SOIC (S4)

LCC (L5-1)

1570 03


P54/74PCT825 (8-Bit Register)



DIP (D4,P4) SOIC (S4)

LCC (L5-1)

1570 04



T-52-07

ABSOLUTE MAXIMUM RATINGS^{1,2}

Symbol	Parameter	Value	Unit
T _{STG}	Storage Temperature	-65 to +150	°C
T _A	Ambient Temperature Under Bias	-55 to +125	°C
V _{CC}	V _{CC} Potential to Ground	-0.5 to +7.0	V
I _{IN}	Input Current	-30 to +5.0	mA

Notes:

1. Operation beyond the limits set forth in the above table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.

RECOMMENDED OPERATING CONDITIONS

Free Air Ambient Temperature	Min	Max
Military Commercial	-55°C 0°C	+125°C +70°C

1570 Tbl 03

Symbol	Parameter	Value	Unit
I _{OUTPUT}	Current Applied to Output	100	mA
V _{IN}	Input Voltage	-0.5 to V _{CC} + 0.5	V
V _{OUT}	Voltage Applied to Output	-0.5 to V _{CC} + 0.5	V

1570 Tbl 02

2. Unused inputs must always be connected to an appropriate logic voltage level, preferably either V_{CC} or ground.

Supply Voltage (V _{CC})	Min	Max
Military Commercial	+4.5V +4.75V	+5.5V +5.25V

1570 Tbl 04

DC ELECTRICAL CHARACTERISTICS (Over recommended operating conditions)

Symbol	Parameter	Min	Typ ¹	Max	Units	V _{CC}	Conditions
V _{IH}	Input HIGH Voltage	2.0		V _{CC} + 0.5	V		
V _{IL}	Input LOW Voltage	-0.5		0.8	V		
V _H	Hysteresis		.35		V		All inputs
V _{CD}	Input Clamp Diode Voltage			-1.2	V	MIN	I _{IN} = -18mA
V _{OH}	Output HIGH Voltage V _{CC} = 3V, V _{IN} = 0.2V, or V _{CC} - 0.2V	V _{CC} - 0.2			V		I _{OH} = -32μA
	Military/Commercial (CMOS)	V _{CC} - 0.2			V	MIN	I _{OH} = -300μA
	Military (TTL)	2.4			V	MIN	I _{OH} = -15mA
	Commercial (TTL)	2.7			V	MIN	I _{OH} = -24mA
V _{OL}	Output LOW Voltage V _{CC} = 3V, V _{IN} = 0.2V, or V _{CC} - 0.2V			0.2	V		I _{OL} = 300μA
	Military/Commercial (CMOS)			0.2	V	MIN	I _{OL} = 300μA
	Military (TTL)			0.5	V	MIN	I _{OL} = 32mA
	Commercial (TTL)			0.5	V	MIN	I _{OL} = 48mA
I _{IH}	Input HIGH Current			5	μA	MAX	V _{IN} = V _{CC}
I _{IL}	Input LOW Current			-5	μA	MAX	V _{IN} = GND
I _{IH}	Input HIGH Current ³			5	μA	MAX	V _{IN} = 2.7V
I _{IL}	Input LOW Current ³			-5	μA	MAX	V _{IN} = 0.5V
I _{OZH}	Off State I _{OUT} HIGH-Level Voltage Applied			10	μA	MAX	V _{OUT} = V _{CC}
I _{OZL}	Off State I _{OUT} LOW-Level Voltage Applied			-10	μA	MAX	V _{OUT} = GND
I _{OZH}	Off State I _{OUT} HIGH-Level Voltage Applied ³			10	μA	MAX	V _{OUT} = 2.7V
I _{OZL}	Off State I _{OUT} LOW-Level Voltage Applied ³			-10	μA	MAX	V _{OUT} = 0.5V
I _{OS}	Output Short Circuit Current ²	-75			mA	MAX	V _{OUT} = 0.0V
C _{IN}	Input Capacitance ³		5	10	pF	MAX	All inputs
C _{OUT}	Output Capacitance ³		9	12	pF	MAX	All outputs

1570 Tbl 05

Notes:

1. Typical limits are at V_{CC} = 5.0V, T_A = +25°C ambient.
2. Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect

operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

3. This parameter is guaranteed but not tested.

4

T-52-07

DC CHARACTERISTICS (Over recommended operating conditions unless otherwise specified.)

Symbol	Parameter	Typ ¹	Max	Units	Conditions
I _{ccac}	Quiescent Power Supply Com'l. Current (CMOS inputs) Mill.	.003 .003	0.3 0.5	mA	V _{cc} = MAX, V _{IN} ≤ 0.2V or V _{IN} ≥ V _{cc} - 0.2V, f = 0, Outputs Open
I _{ccot}	Quiescent Power Supply Current (TTL inputs)		2.0	mA	V _{cc} = MAX, V _{IN} = 3.4V ² , f = 0, Outputs Open
I _{ccd}	Dynamic Power Supply Current ³		0.25	mA/ mHz	V _{cc} = MAX, One Bit Toggling, 50% Duty Cycle, OE = GND, V _{IN} ≤ 0.2V or V _{IN} ≥ V _{cc} - 0.2V, Outputs Open
I _{cc}	Total Power Supply Current ⁵		4.0	mA	V _{cc} = MAX, f _o = 10MHz, 50% Duty Cycle, Outputs Open, One Bit Toggling at f _i = 5MHz, OE = GND and V _{IN} ≤ 0.2V or V _{IN} ≥ V _{cc} - 0.2V
			6.0	mA	V _{cc} = MAX, f _o = 10MHz, 50% Duty Cycle, Outputs Open, One Bit Toggling at f _i = 5MHz, OE = GND and V _{IN} = 3.4V or V _{IN} = GND
			7.8 ⁴	mA	V _{cc} = MAX, f _o = 10MHz, 50% Duty Cycle, Outputs Open, Eight Bits Toggling at f _i = 2.5MHz, OE = GND and V _{IN} ≤ 0.2V or V _{IN} ≥ V _{cc} - 0.2V
			16.8 ⁴	mA	V _{cc} = MAX, f _o = 10MHz, 50% Duty Cycle, Outputs Open, Eight Bits Toggling at f _i = 2.5MHz, OE = GND and V _{IN} = 3.4V or V _{IN} = GND

Notes:

1. Typical values are at V_{cc} = 5.0V, +25°C ambient and maximum loading.
2. Per TTL driven input (V_{IN} = 3.4V); all other inputs at V_{cc} or GND.
3. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
4. Values for these conditions are examples of the I_{cc} formula. These limits are guaranteed but not tested.
5. I_{cc} = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}
I_{cc} = I_{ccac} + I_{ccot}D_HN_T + I_{ccd}(f_o/2 + f_iN_i)
I_{ccac} = Quiescent Current with CMOS Input levels

1570 Tbl 06

I_{ccot} = Power Supply Current for a TTL High Input
(V_{IN} = 3.4V)D_H = Duty Cycle for TTL Inputs HighN_T = Number of TTL Inputs at D_HI_{ccd} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)f_o = Clock Frequency for Register Devices (Zero for Non-Register Devices)f_i = Input FrequencyN_i = Number of Inputs at f_i

All currents are in millamps and all frequencies are in megahertz.

T-52-07

AC CHARACTERISTICS

Symbol	Parameter	Test Conditions	P54/74PCT821A/823A/825A				P54/74PCT821B/823B/825B				Fig. No.	
			MIL		COM'L		MIL		COM'L			
			Min. ¹	Max.	Min. ¹	Max.	Min. ¹	Max.	Min. ¹	Max.		
t_{PLH}	Propagation Delay Clock to Y_1 ($\overline{OE} = \text{LOW}$)	$C_L = 50\text{pF}$ $R_L = 500\Omega$	—	12.0	—	12.0	—	8.5	—	7.5	ns	1, 5
t_{PHL}	Propagation Delay Clock to Y_1 ($\overline{OE} = \text{LOW}$)	$C_L = 300\text{pF}^2$ $R_L = 500\Omega$	—	20.0	—	20.0	—	16.0	—	15.0	ns	1, 5
t_{PLH}	Propagation Delay Clear to Y_1	$C_L = 50\text{pF}$ $R_L = 500\Omega$	—	20.0	—	20.0	—	9.5	—	9.0	ns	1, 5
t_{PZH}	Output Enable Time \overline{OE} to $Y_1 \uparrow$	$C_L = 50\text{pF}$ $R_L = 500\Omega$	—	15.0	—	14.0	—	9.0	—	8.0	ns	1, 7, 8
t_{PZL}	Output Enable Time \overline{OE} to $Y_1 \uparrow$	$C_L = 300\text{pF}^2$ $R_L = 500\Omega$	—	25.0	—	23.0	—	16.0	—	15.0	ns	1, 7, 8
t_{PHZ}	Output Disable Time \overline{OE} to $Y_1 \uparrow$	$C_L = 5\text{pF}^2$ $R_L = 500\Omega$	—	10.0	—	9.0	—	7.0	—	6.5	ns	1, 7, 8
t_{PHL}	Output Disable Time \overline{OE} to $Y_1 \uparrow$	$C_L = 50\text{pF}$ $R_L = 500\Omega$	—	18.0	—	16.0	—	8.0	—	7.5	ns	1, 7, 8

1570 Tbl 07

4

AC OPERATING REQUIREMENTS

Symbol	Parameter	Test Conditions	P54/74PCT821A/823A/825A				P54/74PCT821B/823B/825B				Fig. No.	
			MIL		COM'L		MIL		COM'L			
			Min. ¹	Max.	Min. ¹	Max.	Min. ¹	Max.	Min. ¹	Max.		
t_{su}	Data to CP Set-up Time	$C_L = 50\text{pF}$ $R_L = 500\Omega$	4.0	—	4.0	—	3.0	—	3.0	—	ns	4
t_h	Data CP Hold Time		2.0	—	2.0	—	1.5	—	1.5	—	ns	4
t_{su}	Enable ($\overline{EN} \uparrow$) to CP Set-up Time		4.0	—	4.0	—	3.0	—	3.0	—	ns	9
t_h	Enable \overline{EN} Hold Time		2.0	—	2.0	—	0.0	—	0.0	—	ns	9
t_{rec}	Clear Recovery ($\overline{CLR} \uparrow$) Time		7.0	—	7.0	—	6.0	—	6.0	—	ns	6
$t_w(H)$	Clock Pulse Width HIGH or LOW		7.0	—	7.0	—	6.0	—	6.0	—	ns	5
$t_w(L)$	Clear ($\overline{CLR} = \text{LOW}$) Pulse Width		7.0	—	7.0	—	6.0	—	6.0	—	ns	5

1570 Tbl 08

Notes:

1. Minimum limits are guaranteed but not tested on Propagation Delays.

2. These parameters are guaranteed but not tested.

PIN DESCRIPTION

Name	I/O	Description
D ₁	I	The D flip-flop data inputs.
CLR	I	For both inverting and non-inverting registers, when the clear input is LOW and \overline{OE} is LOW, the Q ₁ outputs are LOW. When the clear input is HIGH, data can be entered into the register.
CP	O	Clock Pulse for the register; enters data into the register on the LOW-to-HIGH transition.
Y ₁ , \overline{Y}_1	O	The register three-state outputs.
EN	I	Clock Enable. When the clock enable is LOW, data on the D ₁ input is transferred to the Q ₁ output on the LOW-to-HIGH clock transition. When the clock enable is HIGH, the Q ₁ outputs do not change state, regardless of the data or clock input transitions.
OE	I	Output Control. When the \overline{OE} input is HIGH, the Y ₁ outputs are in the high impedance state. When the \overline{OE} input is LOW, the TRUE register data is present at the Y ₁ outputs.

1570 Tbl 09

**FUNCTION TABLES
P54/74PCT821/23/25**

T-52-07

Inputs					Internal Outputs		Function
OE	CLR	EN	D ₁	CP	Q ₁	Y ₁	
H	X	L	L	↑	L	Z	High Z
H	X	L	H	↑	H	Z	
H	L	X	X	X	L	Z	Clear
L	L	X	X	X	L	L	
H	H	H	X	X	NC	Z	Hold
L	H	H	X	X	NC	NC	
H	H	L	L	↑	L	Z	
H	H	L	H	↑	H	Z	
L	H	L	L	↑	L	L	
L	H	L	H	↑	H	H	Load

H = HIGH, L = LOW, X = Don't Care, NC = No Change, 1570 Tbl 10
↑ = LOW-to-HIGH Transition, Z = HIGH Impedance**ORDERING INFORMATION**

PxxPCT Temp. Class	xxxx Device type	X Package	X Temperature	X Processing		
				B	MIL-STD-883, Class B	
				C	0°C to +70°C	
				M	-55°C to +125°C	
				P	Plastic DIP	
				D	CERDIP	
				S	Small Outline IC	
				L	Leadless Chip Carrier	
				821A	10-Bit Non-Inverting Register	
				821B	Fast 10-Bit Non-Inverting Register	
				823A	9-Bit Non-Inverting Register	
				823B	Fast 9-Bit Non-Inverting Register	
				825A	8-Bit Non-Inverting Register	
				825B	Fast 8-Bit Non-Inverting Register	
				74	Commercial	TECHDOC 1570
				54	Military	1570 05

TECHDOC 1570