

MM54HC137/MM74HC137



T-67-21-55

# MM54HC137/MM74HC137 3-to-8 Line Decoder With Address Latches (Inverted Output)

## General Description


This device utilizes advanced silicon-gate CMOS technology, to implement a three-to-eight line decoder with latches on the three address inputs. When  $\overline{G1}$  goes from low to high, the address present at the select inputs (A, B and C) is stored in the latches. As long as  $\overline{G1}$  remains high no address changes will be recognized. Output enable controls, G1 and  $\overline{G2}$ , control the state of the outputs independently of the select or latch-enable inputs. All of the outputs are high unless G1 is high and  $\overline{G2}$  is low. The HC137 is ideally suited for the implementation of glitch-free decoders in stored-address applications in bus oriented systems.

The 54HC/74HC logic family is speed, function and pin-out compatible with the standard 54LS/74LS logic family. All inputs are protected from damage due to static discharge by diodes to  $V_{CC}$  and ground.

## Features


- Typical propagation delay: 20 ns
- Wide supply range: 2-6V
- Latched inputs for easy interfacing.
- Fanout of 10 LS-TTL loads.

## Connection and Functional Block Diagrams



Order Number MM54HC137\* or MM74HC137\*

\*Please look into Section 8, Appendix D for availability of various package types.



T-67-21-55

MM54HC137/MM74HC137

**Absolute Maximum Ratings** (Notes 1 & 2)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V <sub>CC</sub> )	-0.5 to +7.0V
DC Input Voltage (V <sub>IN</sub> )	-1.5 to V <sub>CC</sub> +1.5V
DC Output Voltage (V <sub>OUT</sub> )	-0.5 to V <sub>CC</sub> +0.5V
Clamp Diode Current (I <sub>IK</sub> , I <sub>OK</sub> )	±20 mA
DC Output Current, per pin (I <sub>OUT</sub> )	±25 mA
DC V <sub>CC</sub> or GND Current, per pin (I <sub>CC</sub> )	±50 mA
Storage Temperature Range (T <sub>STG</sub> )	-65°C to +150°C
Power Dissipation (P <sub>D</sub> )	
(Note 3)	600 mW
S.O. Package only	500 mW
Lead Temperature (T <sub>L</sub> )	
(Soldering 10 seconds)	260°C

**Operating Conditions**

	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )	2	6	V
DC Input or Output Voltage (V <sub>IN</sub> , V <sub>OUT</sub> )	0	V <sub>CC</sub>	V
Operating Temp. Range (T <sub>A</sub> )			
MM74HC	-40	+85	°C
MM54HC	-55	+125	°C
Input Rise or Fall Times (t <sub>r</sub> , t <sub>f</sub> )			
V <sub>CC</sub> =2.0V		1000	ns
V <sub>CC</sub> =4.5V		500	ns
V <sub>CC</sub> =6.0V		400	ns

**DC Electrical Characteristics** (Note 4)

Symbol	Parameter	Conditions	V <sub>CC</sub>	T <sub>A</sub> = 25°C			Units
				Typ	74HC T <sub>A</sub> = -40 to 85°C	54HC T <sub>A</sub> = -55 to 125°C	
V <sub>IH</sub>	Minimum High Level Input Voltage		2.0V	1.5	1.5	1.5	V
			4.5V	3.15	3.15	3.15	V
			6.0V	4.2	4.2	4.2	V
V <sub>IL</sub>	Maximum Low Level Input Voltage**		2.0V	0.5	0.5	0.5	V
			4.5V	1.35	1.35	1.35	V
			6.0V	1.8	1.8	1.8	V
V <sub>OH</sub>	Minimum High Level Output Voltage	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>  I <sub>OUT</sub>   ≤ 20 μA	2.0V	2.0	1.9	1.9	V
			4.5V	4.5	4.4	4.4	V
			6.0V	6.0	5.9	5.9	V
		V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>  I <sub>OUT</sub>   ≤ 4.0 mA  I <sub>OUT</sub>   ≤ 5.2 mA	4.5V	3.98	3.84	3.7	V
			6.0V	5.48	5.34	5.2	V
V <sub>OL</sub>	Maximum Low Level Output Voltage	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>  I <sub>OUT</sub>   ≤ 20 μA	2.0V	0	0.1	0.1	V
			4.5V	0	0.1	0.1	V
			6.0V	0	0.1	0.1	V
		V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>  I <sub>OUT</sub>   ≤ 4.0 mA  I <sub>OUT</sub>   ≤ 5.2 mA	4.5V	0.26	0.33	0.4	V
			6.0V	0.26	0.33	0.4	V
I <sub>IN</sub>	Maximum Input Current	V <sub>IN</sub> = V <sub>CC</sub> or GND	6.0V	±0.1	±1.0	±1.0	μA
I <sub>CC</sub>	Maximum Quiescent Supply Current	V <sub>IN</sub> = V <sub>CC</sub> or GND I <sub>OUT</sub> = 0 μA	6.0V	8.0	80	160	μA

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: -12 mW/°C from 65°C to 85°C; ceramic "J" package: -12 mW/°C from 100°C to 125°C.

Note 4: For a power supply of 5V ± 10% the worst case output voltages (V<sub>OH</sub> and V<sub>OL</sub>) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V<sub>IH</sub> and V<sub>IL</sub> occur at V<sub>CC</sub> = 5.5V and 4.5V respectively. (The V<sub>IH</sub> value at 5.5V is 3.85V.) The worst case leakage current (I<sub>IN</sub>, I<sub>CC</sub>, and I<sub>OZ</sub>) occur for CMOS at the higher voltage and so the 6.0V values should be used.

\*\*V<sub>IL</sub> limits are currently tested at 20% of V<sub>CC</sub>. The above V<sub>IL</sub> specification (30% of V<sub>CC</sub>) will be implemented no later than Q1, CY'89.

3

T-67-21-55

MM54HC137/MM74HC137

**AC Electrical Characteristics**  $V_{CC}=5V, T_A=25^{\circ}C, C_L=15\text{ pF}, t_r=t_f=6\text{ ns}$

Symbol	Parameter	Conditions	Typ	Guaranteed Limit	Units
$t_{PLH}$	Maximum Propagation Delay, A, B or C to any Y Output		14	29	ns
$t_{PHL}$	Maximum Propagation Delay, A, B or C to any Y Output		20	42	ns
$t_{PLH}$	Maximum Propagation Delay $\bar{G}2$ to any Y Output		12	22	ns
$t_{PHL}$	Maximum Propagation Delay $\bar{G}2$ to any Y Output		15	34	ns
$t_{PLH}$	Maximum Propagation Delay $G1$ to any Output		13	25	ns
$t_{PHL}$	Maximum Propagation Delay $G1$ to any Output		17	34	ns
$t_{PLH}$	Maximum Propagation Delay $G1$ to Output		15	30	ns
$t_{PHL}$	Maximum Propagation Delay $G1$ to Output		22	34	ns
$t_s$	Minimum Setup Time at A, B and C Inputs			20	ns
$t_h$	Minimum Hold Time at A, B and C Inputs			0	ns
$t_w$	Minimum Pulse Width of Enabling Pulse at $\bar{G}L$			16	ns

**AC Electrical Characteristics**  $C_L=50\text{ pF}, t_r=t_f=6\text{ ns}$  (unless otherwise specified)


Symbol	Parameter	Conditions	$V_{CC}$	$T_A=25^{\circ}C$		74HC $T_A=-40\text{ to }85^{\circ}C$		54HC $T_A=-55\text{ to }125^{\circ}C$		Units
				Typ	Guaranteed Limits	Guaranteed Limits	Guaranteed Limits			
$t_{PLH}$	Maximum Propagation Delay A, B or C to any Y Output		2.0V	85	170	214	253	ns		
			4.5V	17	34	43	51	ns		
			6.0V	14	29	36	43	ns		
$t_{PHL}$	Maximum Propagation Delay A, B or C to any Y Output		2.0V	120	240	302	358	ns		
			4.5V	24	48	60	72	ns		
			6.0V	20	41	51	61	ns		
$t_{PLH}$	Maximum Propagation Delay $\bar{G}2$ to any Y Output		2.0V	65	130	164	194	ns		
			4.5V	13	26	33	39	ns		
			6.0V	11	22	28	33	ns		
$t_{PLH}$	Maximum Propagation Delay $G1$ to Output		2.0V	75	150	189	224	ns		
			4.5V	15	30	38	45	ns		
			6.0V	13	26	32	38	ns		
$t_{PHL}$	Maximum Propagation Delay $G1$ to Output		2.0V	98	195	246	291	ns		
			4.5V	20	39	49	58	ns		
			6.0V	17	33	42	49	ns		
$t_{PLH}$	Maximum Propagation Delay $G1$ to Output		2.0V	88	175	221	261	ns		
			4.5V	18	35	44	52	ns		
			6.0V	15	30	37	44	ns		
$t_{PHL}$	Maximum Propagation Delay $G1$ to Output		2.0V	125	250	315	373	ns		
			4.5V	25	50	63	75	ns		
			6.0V	21	43	54	63	ns		
$t_{PHL}$	Maximum Propagation Delay $\bar{G}2$ to any Y Output		2.0V	98	195	246	291	ns		
			4.5V	20	39	49	58	ns		
			6.0V	17	33	42	49	ns		
$t_s$	Minimum Setup Time at A, B and C inputs		2.0V		100	125	150	ns		
			4.5V		20	25	30	ns		
			6.0V		17	21	25	ns		
$t_h$	Minimum Hold Time at A, B and C inputs		2.0V		50	63	75	ns		
			4.5V		10	13	15	ns		
			6.0V		8	11	13	ns		
$t_{TLH}, t_{THL}$	Output Rise and Fall Time		2.0V	30	75	95	110	ns		
			4.5V	8	15	19	22	ns		
			6.0V	7	13	16	19	ns		
$t_w$	Minimum Pulse Width of Enabling Pulse at $\bar{G}L$		2.0V		80	100	120	ns		
			4.5V		16	20	24	ns		
			6.0V		14	18	21	ns		
$C_{PD}$	Power Dissipation Capacitance (Note 5)			75				pF		
$C_{IN}$	Maximum Input Capacitance			5	10	10	10	pF		

Note 5:  $C_{PD}$  determines the no load dynamic power consumption,  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} V_{CC} f + I_{CC}$ .

MM54HC137/MM74HC137

T-67-21-55

Typical Application



6-Line to 64-Line Decoder with Input Address Storage

TL/F/5310-3

Truth Table

Inputs			Outputs										
Enable		Select											
G <sub>L</sub>	G <sub>1</sub>	G <sub>2</sub>	C	B	A	Y <sub>0</sub>	Y <sub>1</sub>	Y <sub>2</sub>	Y <sub>3</sub>	Y <sub>4</sub>	Y <sub>5</sub>	Y <sub>6</sub>	Y <sub>7</sub>
X	X	H	X	X	X	H	H	H	H	H	H	H	H
X	L	X	X	X	X	H	H	H	H	H	H	H	H
L	H	L	L	L	L	L	H	H	H	H	H	H	H
L	H	L	L	L	H	H	L	H	H	H	H	H	H
L	H	L	L	H	L	H	H	L	H	H	H	H	H
L	H	L	L	H	H	H	H	H	H	L	H	H	H
L	H	L	L	H	L	H	H	H	H	H	L	H	H
L	H	L	L	H	H	L	H	H	H	H	H	L	H
L	H	L	L	H	H	H	H	H	H	H	H	H	L
H	H	L	X	X	X	Output corresponding to stored address L; all others, H							

H = high level, L = low level, X = Irrelevant

3