MC5402L *
MC7402P,L*



*L suffix = TO-116 ceramic package (Case 632)
P suffix = TO-116 plastic package (Case 646)
See General Information section for package outline dimensions.

This device consists of four 2-input NOR gates. Each gate may be used as an inverter, or two gates may be cross-coupled to form bistable circuits.



Positive Logic: $1 = \overline{2 + 3}$
Negative Logic: $1 = \overline{2 \cdot 3}$

Input Loading Factor = 1
Output Loading Factor = 10

Total Power Dissipation = 48 mW typ/pkg
Propagation Delay Time = 13 ns typ

VOLTAGE WAVEFORMS AND DEFINITIONS



SWITCHING TIME TEST CIRCUIT





CT = 15 pF = total parasitic capacitance, which includes probe, wiring, and load capacitances.

*The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 950-ohm resistor and the scope termination impedance constitute a 20:1 attenuator probe. Coax shall be CT-070-50 or equivalent.

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one gate. The other gates are tested in the same manner. Further, test procedures are shown for only one input of the gate under test. To complete testing, sequence through remaining inputs.



									TEST CURRENT/VOLTAGE VALUES (All Temperatures)												
									mA		Volts										
									I_{OL}	I_{OH}	V_{IL}	V_{IH}	V_{IHH}	V_{R1}	V_{R2}	V_{th1}	V_{th0}	V_{CC}	V_{CCL}	V_{CCH}	
								MC5402	16	-0.4	0.4	2.4	5.5	4.5	5.0	2.0	0.8	5.0	4.5	5.5	
								MC7402	16	-0.4	0.4	2.4	5.5	4.5	5.0	2.0	0.8	5.0	4.75	5.25	
Characteristic	Symbol	Pin Under Test	MC5402 Test Limits −55 to +125°C			MC7402 Test Limits 0 to +70°C			TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW:												Gnd
			Min	Max	Unit	Min	Max	Unit	I_{OL}	I_{OH}	V_{IL}	V_{IH}	V_{IHH}	V_{R1}	V_{R2}	V_{th1}	V_{th0}	V_{CC}	V_{CCL}	V_{CCH}	
Input																					
Forward Current	I_F	2	-	-1.6	mAdc	-	-1.6	mAdc	-	-	2	-	-	3	-	-	-	-	-	14	7*
Leakage Current	I_{R1}	2	-	40	μAdc	-	40	μAdc	-	-	-	2	-	-	-	-	-	-	-	14	3,7*
	I_{R2}	2	-	1.0	mAdc	-	1.0	mAdc	-	-	-	-	2	-	-	-	-	-	-	14	3,7*
Output																					
Output Voltage	V_{OL}	1	-	0.4	Vdc	-	0.4	Vdc	1	-	-	-	-	-	-	2	-	-	14	-	3,7*
	V_{OH}	1	2.4	-	Vdc	2.4	-	Vdc	-	1	-	-	-	2	-	-	3	-	14	-	7*
Short-Circuit Current	I_{SC}	1	-20	-55	mAdc	-18	-55	mAdc	-	-	-	-	-	-	-	-	-	-	-	14	1,2,3,7*
Power Requirements (Total Device)																					
Power Supply Drain	I_{PDH}	14	-	27	mAdc	-	27	mAdc	-	-	-	-	-	-	2,3,5,6,8, 9,11,12	-	-	14	-	-	7
	I_{PDL}	14	-	14.4	mAdc	-	14.4	mAdc	-	-	-	-	-	-	-	-	-	14	-	-	2,3,7*
Switching Parameters									Pulse In	Pulse Out											
Turn-On Delay	t_{pd-}	2,1	-	15**	ns	-	15**	ns	2	1	-	-	-	-	-	-	-	14	-	-	3,7*
Turn-Off Delay	t_{pd+}	2,1	-	29**	ns	-	29**	ns	2	1	-	-	-	-	-	-	-	14	-	-	3,7*

*Ground inputs to gates not under test.
**Tested only at 25°C.