


**CD54/74HC4051, CD54/74HCT4051  
 CD54/74HC4052, CD54/74HCT4052  
 CD54/74HC4053, CD54/74HCT4053**

**High-Speed CMOS Logic**

HARRIS SEMICOND SECTOR 27E D ■ 4302271 0017921 2 ■ HAS



CD54/74HC/HCT4051  
 TERMINAL ASSIGNMENT

## Analog Multiplexers/ Demultiplexers

### Type Features:

- Wide analog input voltage range:  $\pm 5$  V max.
- Low "on" resistance:  
 $70\ \Omega$  typ ( $V_{cc}-V_{ee} = 4.5$  V)  
 $40\ \Omega$  typ ( $V_{cc}-V_{ee} = 9$  V)
- Low crosstalk between switches
- Fast switching and propagation speeds
- "Break-before-make" switching

The RCA CD54/74HC/HCT4051, 4052, and 4053 are digitally controlled analog switches which utilize silicon-gate CMOS technology to achieve operating speeds similar to LSTTL with the low power consumption of standard CMOS integrated circuits.

These analog multiplexers/demultiplexers control analog voltages that may vary across the voltage supply range (i.e.  $V_{cc}$  to  $V_{ee}$ ). They're bidirectional switches thus allowing any analog input to be used as an output and visa-versa. The switches have low "on" resistance and low "off" leakages. In addition, all three devices have an enable control which when high, disables all switches to their "off" state.

The CD54HC/HCT4051, 4052, and 4053 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC/HCT 4051, 4052, and 4053 are supplied in 16-lead plastic packages (E suffix) and in 16-lead surface mount plastic packages (M suffix). All devices are also available in chip form (H suffix).

### Family Features:

- Wide Operating Temperature Range:  
 $CD74HC/HCT$ : -40 to  $+85^\circ C$
- Alternate Source Is Phillips/Signetics
- CD54HC/CD74HC Types:  
 2 to 6 V Operation, control; 0 to 10 V, switch  
 High Noise Immunity:  
 $N_{IL} = 30\%$ ,  $N_{IH} = 30\%$  of  $V_{cc}$ ; @  $V_{cc} = 5$  V
- CD54HCT/CD74HCT Types:  
 4.5 to 5.5 V Operation, control; 0 to 10 V, switch  
 Direct LSTTL Input Logic Compatibility  
 $V_{IL} = 0.8$  V Max.,  $V_{IH} = 2$  V Min.  
 CMOS Input Compatibility  
 $I_i \leq 1\ \mu A$  @  $V_{OL}, V_{OH}$




Fig. 1 - Functional diagram of HC/HCT4051.

TRUTH TABLE  
 CD54/74HC/HCT4051

ENABLE	INPUT STATES				"ON" CHANNELS
	S2	S1	S0	A	
L	L	L	L	A0	
L	L	L	H	A1	
L	L	H	L	A2	
L	L	H	H	A3	
L	H	L	L	A4	
L	H	L	H	A5	
L	H	H	L	A6	
L	H	H	H	A7	
H	X	X	X	NONE	

X = Don't Care


**CD54/74HC4051, CD54/74HCT4051  
CD54/74HC4052, CD54/74HCT4052  
CD54/74HC4053, CD54/74HCT4053**


Fig. 2 - Functional diagram of HC/HCT4052.


CD54/74HC/HCT4052  
TERMINAL ASSIGNMENT

Fig. 3 - Functional diagram of HC/HCT4053.

CD54/74HC/HCT4053  
TERMINAL ASSIGNMENT

## TRUTH TABLES (Continued)

CD54/74HC/HCT4052

INPUT STATES			"ON" CHANNELS
ENABLE	S <sub>1</sub>	S <sub>0</sub>	
L	L	L	A <sub>0</sub> , B <sub>0</sub>
L	L	H	A <sub>1</sub> , B <sub>1</sub>
L	H	L	A <sub>2</sub> , B <sub>2</sub>
L	H	H	A <sub>3</sub> , B <sub>3</sub>
H	X	X	NONE

X = Don't Care

CD54/74HC/HCT4053

INPUT STATES				"ON" CHANNELS
ENABLE	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	
L	L	L	L	A <sub>0</sub> B <sub>0</sub> C <sub>0</sub>
L	L	L	H	A <sub>0</sub> B <sub>0</sub> C <sub>1</sub>
L	L	H	L	A <sub>0</sub> B <sub>1</sub> C <sub>0</sub>
L	L	H	H	A <sub>0</sub> B <sub>1</sub> C <sub>1</sub>
L	H	L	L	A <sub>1</sub> B <sub>0</sub> C <sub>0</sub>
L	H	L	H	A <sub>1</sub> B <sub>0</sub> C <sub>1</sub>
L	H	H	L	A <sub>1</sub> B <sub>1</sub> C <sub>0</sub>
L	H	H	H	A <sub>1</sub> B <sub>1</sub> C <sub>1</sub>
H	X	X	X	NONE

X = Don't Care

**CD54/74HC4051, CD54/74HCT4051  
CD54/74HC4052, CD54/74HCT4052  
CD54/74HC4053, CD54/74HCT4053**

**MAXIMUM RATINGS, Absolute-Maximum Values:** (All voltages referenced to Gnd unless otherwise shown)

DC SUPPLY-VOLTAGE (V <sub>cc</sub> -V <sub>EE</sub> ) .....	-0.5 to 10.5 V
DC SUPPLY-VOLTAGE (V <sub>cc</sub> ) .....	-0.5 to +7 V
DC SUPPLY-VOLTAGE (V <sub>EE</sub> ) .....	+0.5 to -7 V
DC INPUT DIODE CURRENT, I <sub>IK</sub> (FOR V <sub>i</sub> < -0.5 V OR V <sub>i</sub> > V <sub>cc</sub> + 0.5 V) .....	±20 mA
DC SWITCH DIODE CURRENT, I <sub>OK</sub> (FOR V <sub>i</sub> < V <sub>EE</sub> - 0.5 V OR V <sub>i</sub> > V <sub>cc</sub> + 0.5 V) .....	±20 mA
DC SWITCH CURRENT (FOR V <sub>i</sub> > V <sub>EE</sub> - 0.5 V OR V <sub>i</sub> < V <sub>cc</sub> + 0.5 V) .....	+25 mA
DC V <sub>cc</sub> OR GROUND CURRENT (I <sub>CC</sub> ) .....	±50 mA
DC V <sub>EE</sub> CURRENT (I <sub>EE</sub> ) .....	-20 mA

**POWER DISSIPATION PER PACKAGE ( $P_0$ ):**

For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E) .....	500 mW
For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E) .....	Derate Linearly at $8 \text{ mW}/^\circ\text{C}$ to 300 mW
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE F, H) .....	500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE F, H) .....	Derate Linearly at $8 \text{ mW}/^\circ\text{C}$ to 300 mW
For $T_A = -40$ to $+70^\circ\text{C}$ (PACKAGE TYPE M) .....	400 mW
For $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M) .....	Derate Linearly at $6 \text{ mW}/^\circ\text{C}$ to 70 mW

**OPERATING-TEMPERATURE RANGE ( $T_A$ ):**

OPERATING TEMP ENVIRONMENT (%):  
PACKAGE TYPE F, H ..... -55 to +125°C  
PACKAGE TYPE E, M ..... -40 to +85°C

STORAGE TEMPERATURE ( $T_{\text{stg}}$ ) .....

**LEAD TEMPERATURE (DURING SOLDERING):**

At distance $1/16 \pm 1/32$ in. ( $1.59 \pm 0.79$ mm) from case for 10 s max.	.....	+265°C
Unit inserted into a PC Board (min. thickness $1/16$ in., $1.59$ mm)		
with solder contacting lead tips only	.....	+300°C

- In certain applications, the external load-resistor current may include both  $V_{CC}$  and signal-line components. To avoid drawing  $V_{CC}$  current when switch current flows into the transmission gate inputs, the voltage drop across the bidirectional switch must not exceed 0.6 volt (calculated from  $R_{ON}$  values shown in Electrical Characteristics chart). No  $V_{CC}$  current will flow through  $R_L$  if the switch current flows into terminal 3 on the HC/HCT4051; terminals 3 and 13 on the HC/HCT4052; terminals 4, 14 and 15 on the HC/HCT4053.

**RECOMMENDED OPERATING CONDITIONS:**

**RECOMMENDED OPERATING CONDITIONS:** For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

**\*Unless otherwise specified, all voltages are referenced to Ground.**

#### **Recommended Operating Area as a Function of Supply Voltages.**




Fig. 4




Fig. 5

**CD54/74HC4051, CD54/74HCT4051  
CD54/74HC4052, CD54/74HCT4052  
CD54/74HC4053, CD54/74HCT4053**

**STATIC ELECTRICAL CHARACTERISTICS**

CHARACTERISTIC	CD74HC/CD54HC4051,4052,4053												CD74HCT/CD54HCT4051,4052,4053												UNITS	
	TEST CONDITIONS				74HC/54HC TYPES			74HC TYPES			TEST CONDITIONS				74HCT/54HCT TYPES			74HCT TYPES			54HCT TYPES					
	V <sub>IS</sub> V	V <sub>I</sub> V	V <sub>ER</sub> V	V <sub>CC</sub> V	+25°C			-40/ +85°C		-55/ +125°C		V <sub>IS</sub> V	V <sub>I</sub> V	V <sub>ER</sub> V	V <sub>CC</sub> V	+25°C			-40/ +85°C		-55/ +125°C					
					Min	Typ	Max	Min	Max	Min	Max	Min				Min	Typ	Max	Min	Max	Min	Max				
High-Level Input Voltage V <sub>IH</sub>					2	1.5	—	—	1.5	—	1.5	—					4.5	—	2	—	—	2	—	V		
					4.5	3.15	—	—	3.15	—	3.15	—					5.5	—	—	—	—	—	—			
					6	4.2	—	—	4.2	—	4.2	—					4.5	—	—	0.8	—	0.6	—	0.8		
					2	—	—	0.5	—	0.5	—	0.5					5.5	—	—	—	—	—	—	V		
Low-Level Input Voltage V <sub>IL</sub>					4.5	—	—	1.35	—	1.35	—	1.35					0	4.5	—	70	160	—	200	—	240	
					8	—	—	1.8	—	1.8	—	1.8					—	—	—	—	—	—	—			
"On" Resistance I <sub>O</sub> = 1 mA R <sub>on</sub> (Fig. 15)	V <sub>CC</sub> or V <sub>EE</sub>	V <sub>L</sub> or V <sub>H</sub>	V <sub>CC</sub> or V <sub>EE</sub>	V <sub>L</sub> or V <sub>H</sub>	0	4.5	—	70	160	—	200	—	240				—	—	—	—	—	—	—	—	Ω	
					0	6	—	60	140	—	175	—	210				—	—	—	—	—	—	—	—	—	
					-4.5	4.5	—	40	120	—	150	—	180				—	—	—	—	—	—	—	—	—	
					0	4.5	—	90	160	—	225	—	270				—	—	—	—	—	—	—	—	—	
					0	8	—	80	160	—	200	—	240				—	—	—	—	—	—	—	—	—	
					-4.5	4.5	—	45	130	—	162	—	195				—	—	—	—	—	—	—	—	—	
Maximum "On" Resistance between any two channels ΔR <sub>on</sub>					0	4.5	—	10	—	—	—	—	—				0	4.5	—	10	—	—	—	—	—	Ω
					0	6	—	8.5	—	—	—	—	—				—	—	—	—	—	—	—	—	—	
					-4.5	4.5	—	5	—	—	—	—	—				—	—	—	—	—	—	—	—	—	
Switch On/Off Leakage Current I <sub>OL</sub> 1&2 Channels (4053)	For Switch OFF: When V <sub>IS</sub> =V <sub>CC</sub> V <sub>OS</sub> = V <sub>EE</sub> . When V <sub>IS</sub> =V <sub>EE</sub> . V <sub>OS</sub> = V <sub>CC</sub> .	V <sub>IL</sub>			0	6	—	—	±0.1	—	±1	—	±1				0	6	—	—	±0.1	—	±1	—	±1	μA
4 Channels (4052)					-5	5	—	—	±0.1	—	±1	—	±1				-5	5	—	—	±0.1	—	±1	—	±1	
8 Channels (4051)	All Applicable Combinations of V <sub>IS</sub> & V <sub>OS</sub> Voltage Levels	V <sub>IL</sub>			0	6	—	—	±0.1	—	±1	—	±1				-5	5	—	—	±0.1	—	±1	—	±1	
					-5	5	—	—	±0.2	—	±2	—	±2				0	6	—	—	±0.2	—	±2	—	±2	
					0	6	—	—	±0.2	—	±2	—	±2				-5	5	—	—	±0.2	—	±2	—	±2	
					-5	5	—	—	±0.4	—	±4	—	±4				0	6	—	—	±0.4	—	±4	—	±4	
Control Input Leakage Current I <sub>IL</sub>	—	V <sub>CC</sub> or Gnd	0	6	—	—	±0.1	—	±1	—	±1	—	±1			—	—	5.5	—	—	±0.1	—	±1	—	±1	μA
Quiescent Device Current I <sub>QC</sub> I <sub>O</sub> = 0	When V <sub>IS</sub> = V <sub>EE</sub> , V <sub>OS</sub> = V <sub>CC</sub> . When V <sub>IS</sub> = V <sub>CC</sub> , V <sub>OS</sub> = V <sub>EE</sub> .	V <sub>CC</sub> or Gnd	0	6	—	—	8	—	80	—	160				Same as HG	0	5.5	—	—	8	—	80	—	160	μA	
			-5	5	—	—	16	—	160	—	320				Same as HG	-4.5	5.5	—	—	16	—	160	—	320		
Additional Quiescent Device Current per input pin, 1 unit load ΔI <sub>QC</sub> *															V <sub>CC</sub> -2.1	4.5	—	—	100	360	—	450	—	490	μA	

\* For dual-supply systems theoretical worst case (V<sub>I</sub> = 2.4 V, V<sub>CC</sub> = 5.5 V) specifications is 1.8 mA.

\*\* Any voltage between V<sub>CC</sub> & Gnd.

**HCT Input Loading Table**

Type	Input	Unit Loads*
4051, 4053	All	0.5
4052	All	0.4

\* Unit Load is ΔI<sub>QC</sub> limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25°C.

**CD54/74HC4051, CD54/74HCT4051  
 CD54/74HC4052, CD54/74HCT4052  
 CD54/74HC4053, CD54/74HCT4053**
SWITCHING CHARACTERISTICS ( $V_{cc} = 5$  V,  $T_A = 25^\circ\text{C}$ , Input  $t_i, t_r = 6$  ns)

CHARACTERISTIC	SYMBOL	$C_L$ pF	Typical						UNITS	
			4051		4052		4053			
			HC	HCT	HC	HCT	HC	HCT		
Propagation Delay Switch IN to OUT	$t_{PHL}$ $t_{PLH}$	15	4	4	4	4	4	4	ns	
Switch Turn-off (S or $\bar{E}$ )	$t_{PHZ}, t_{PLZ}$	15	19	19	21	21	18	18	ns	
Switch Turn-on (S or $\bar{E}$ )	$t_{PZH}, t_{PZL}$	15	19	23	27	29	18	20	ns	
Power Dissipation Capacitance*	$C_{PD}$	—	50	52	74	76	38	42	pF	

\* $C_{PD}$  is used to determine the dynamic power consumption, per package.

$$P_0 = C_{PD} V_{cc}^2 f_i + \sum (C_L + C_S) V_{cc}^2 f_o$$

 $f_o$  = output frequency $f_i$  = input frequency. $C_L$  = output load capacitance. $C_S$  = switch capacitance $V_{cc}$  = supply voltage.SWITCHING CHARACTERISTICS ( $C_L = 50$  pF, Input  $t_i, t_r = 6$  ns)

CHARACTERISTIC	SYMBOL	$V_{EE}$	$V_{cc}$	25°C				-40°C to +85°C				-55°C to +125°C				UNITS	
				HC		HCT		74HC		74HCT		54HC		54HCT			
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Propagation Delay, Switch In to Out 4051, 4052, 4053	$t_{PLH}$ $t_{PHL}$	0 0 0 -4.5	2 4.5 6 4.5	— — — —	60 12 10 8	— — — —	— 12 — 8	— — — —	75 15 13 10	— — — —	— 15 — 10	— — — —	90 18 15 12	— — — —	ns		
Maximum Switch Turn "Off" Delay from S or $\bar{E}$ to Switch Output	$t_{PHZ}$ $t_{PLZ}$	0 0 0 -4.5	2 4.5 6 4.5	— — — —	225 45 38 32	— — — —	— 45 — 32	— — — —	280 56 48 40	— — — —	— 56 — 40	— — — —	340 68 57 48	— — — —	ns		
		0 0 0 -4.5	2 4.5 6 4.5	— — — —	250 50 43 38	— — — —	— 50 — 38	— — — —	315 63 54 48	— — — —	— 63 — 48	— — — —	375 75 65 57	— — — —	ns		
		0 0 0 -4.5	2 4.5 6 4.5	— — — —	210 42 36 29	— — — —	— 44 — 31	— — — —	265 53 45 36	— — — —	— 55 — 39	— — — —	315 63 54 44	— — — —	ns		
		0 0 0 -4.5	2 4.5 6 4.5	— — — —	225 45 38 32	— — — —	— 55 — 39	— — — —	280 56 48 40	— — — —	— 69 — 49	— — — —	340 68 57 48	— — — —	ns		
Maximum Switch Turn "On" Delay from S or E to Switch Output	$t_{PZL}$ $t_{PZH}$	0 0 0 -4.5	2 4.5 6 4.5	— — — —	325 65 55 46	— — — —	— 70 — 48	— — — —	405 81 69 58	— — — —	— 68 — 47	— — — —	490 98 83 69	— — — —	ns		
		0 0 0 -4.5	2 4.5 6 4.5	— — — —	320 65 55 46	— — — —	— 70 — 48	— — — —	405 81 69 58	— — — —	— 68 — 47	— — — —	490 98 83 69	— — — —	ns		
		0 0 0 -4.5	2 4.5 6 4.5	— — — —	220 44 37 31	— — — —	— 48 — 34	— — — —	275 55 47 39	— — — —	— 60 — 43	— — — —	330 66 56 47	— — — —	ns		
		0 0 0 -4.5	2 4.5 6 4.5	— — — —	10 10 10 10	— — — —	— — — —	— — — —	10 10 10 10	— — — —	— — — —	— — — —	10 10 10 10	pF			
Input (Control) Capacitance	$C_I$	— — — —	— — — —	10 10 10 10	— — — —	— — — —	— — — —	— — — —	10 10 10 10	— — — —	— — — —	— — — —	10 10 10 10	pF			

**CD54/74HC4051, CD54/74HCT4051  
CD54/74HC4052, CD54/74HCT4052  
CD54/74HC4053, CD54/74HCT4053**

ANALOG CHANNEL CHARACTERISTICS — TYPICAL VALUES AT  $T_A = 25^\circ C$

CHARACTERISTIC	SYMBOL	CONDITIONS	TYPES	$V_{EE}$ (V)	$V_{CC}$ (V)	HC/HCT	UNITS
Switch Input Capacitance	$C_I$		All			5	
Common Capacitance	$C_{COM}$		4051 4052 4053			25 12 8	pF
Minimum Switch Frequency Response @ -3 dB Figs. 11, 13, 15	$f_{MAX}$	See Fig. 6 Notes 1, 2	4051 4052 4053	-2.25	2.25	145 165 200	MHz
			4051 4052 4053	-4.5	4.5	180 185 >200	
Crosstalk Between Any Two Switches Note 4		See Fig. 7 Notes 2, 3	4051 4052 4053	-2.25	2.25	N/A (TBE) (TBE)	dB
			4051 4052 4053	-4.5	4.5	N/A (TBE) (TBE)	
Sine-Wave Distortion		See Fig. 8	All All	-2.25 -4.5	2.25 4.5	0.035 0.018	%
$E$ or S to Switch Feedthrough Noise		See Fig. 9 Notes 2, 3	4051 4052 4053	-2.25	2.25	(TBE)	mV
			4051 4052 4053	-4.5	4.5	(TBE)	
Switch "OFF" Signal Feedthrough Figs. 12, 14, 16		See Fig. 10 Notes 2, 3	4051 4052 4053	-2.25	2.25	-73 -65 -64	dB
			4051 4052 4053	-4.5	4.5	-75 -67 -66	

Notes:

1. Adjust input voltage to obtain OdBm @  $V_{os}$  for  $f_{in} = 1$  MHz.
2.  $V_{ls}$  is centered at  $(V_{cc} - V_{ee})/2$ .
3. Adjust input for OdBm.
4. Not applicable for HC/HCT4051.

**CD54/74HC4051, CD54/74HCT4051  
CD54/74HC4052, CD54/74HCT4052  
CD54/74HC4053, CD54/74HCT4053**

T-51-12

HARRIS SEMICOND SECTOR

27E D 4302271 0017927 3 HAS




Fig. 6 - Frequency response test circuit.





Fig. 7 - Crosstalk between two switches test circuit.




Fig. 8 - Sine wave distortion test circuit.




Fig. 9 - Control-to-switch feedthrough noise test circuit.










Fig. 10 - Switch off signal feedthrough.

**CD54/74HC4051, CD54/74HCT4051  
 CD54/74HC4052, CD54/74HCT4052  
 CD54/74HC4053, CD54/74HCT4053**



T-51-12





**CD54/74HC4051, CD54/74HCT4051  
CD54/74HC4052, CD54/74HCT4052  
CD54/74HC4053, CD54/74HCT4053**
**HCT4051, 4052, 4053**

Fig. 18 - Switch propagation delay, turn-on, turn-off times.




Fig. 19 - Switch on/off propagation delay test circuit.




Fig. 20 - Switch In to Switch Out Propagation delay test circuit.