

DM54S114/DM74S114 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Preset, Common Clear, Common Clock and Complementary Outputs

General Description


This device contains two negative-edge-triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flops on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the transition time of the negative going edge of the clock pulse. Data on the J and K inputs can be changed while the clock is high or low without affecting the outputs as long as setup and hold times are not violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

Absolute Maximum Ratings (Note 1)

Supply Voltage	7V
Input Voltage	5.5V
Storage Temperature Range	-65 °C to 150 °C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device can not be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Connection Diagram



TL/F6461-1

DM54S114 (J) DM74S114 (N)

Function Table

Inputs					Outputs	
PR	CLR	CLK	J	K	Q	\bar{Q}
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H*	H*
H	H	↓	L	L	Q ₀	\bar{Q} ₀
H	H	↓	H	L	H	L
H	H	↓	L	H	L	H
H	H	↓	H	H	Toggle	Toggle
H	H	H	X	X	Q ₀	\bar{Q} ₀

H = High Logic Level

X = Either Low or High Logic Level

L = Low Logic Level

↓ = Negative going edge of pulse.

 Q₀ = The output logic level before the indicated input conditions were established.

* = This configuration is nonstable; that is, it will not persist when the preset and/or clear inputs return to its inactive (high) level.

Toggle = Each output changes to the complement of its previous level on each falling edge of the clock pulse.

Recommended Operating Conditions (See Section 1 for Test Waveforms and Output Load)

Sym	Parameter		DM54S114			DM74S114			Units
			Min	Nom	Max	Min	Nom	Max	
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage		2			2			V
V _{IL}	Low Level Input Voltage				0.8			0.8	V
I _{OH}	High Level Output Current				-1			-1	mA
I _{OL}	Low Level Output Current				20			20	mA
f _{CLK}	Clock Frequency (Note 2)		0	125	80	0	125	80	MHz
f _{CLK}	Clock Frequency (Note 3)		0	80	60	0	80	60	MHz
t _w	Pulse Width (Note 2)	Clock High	6			6			ns
		Clock Low	6.5			6.5			
		Clear Low	8			8			
		Preset Low	8			8			
t _w	Pulse Width (Note 3)	Clock High	8			8			ns
		Clock Low	8			8			
		Clear Low	10			10			
		Preset Low	10			10			
t _{SU}	Setup Time (Note 1)		3↓			3↓			ns
t _H	Input Hold Time (Note 1)		0↓			0↓			ns
T _A	Free Air Operating Temperature		-55		125	0		70	°C

Note 1: The symbol (↓) indicates the falling edge of the clock pulse is used for reference.

Note 2: C_L = 15 pF and R_L = 280Ω.

Note 3: C_L = 50 pF and R_L = 280Ω.

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Parameter		Conditions	Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	V _{CC} = Min, I _I = -18 mA			-1.2	V
V _{OH}	High Level Output Voltage	V _{CC} = Min I _{OH} = Max	DM54	2.5	3.4	V
		V _{IL} = Max V _{IH} = Min	DM74	2.7	3.4	
V _{OL}	Low Level Output Voltage	V _{CC} = Min, I _{OL} = Max V _{IH} = Min, V _{IL} = Max			0.5	V
I _I	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 5.5V			1	mA

Electrical Characteristics (Continued) over recommended operating free air temperature
(unless otherwise noted)

Sym	Parameter	Conditions	Min	Typ (Note 1)	Max	Units	
I _{IH}	High Level Input Current	V _{CC} = Max V _I = 2.7V	J, K			50	μA
			Clear			200	
			Preset			100	
			Clock			200	
I _{IL}	Low Level Input Current	V _{CC} = Max V _I = 0.5V	J, K			-1.6	μA
			Clear			-14	
			Preset			-7	
			Clock			-8	
I _{OS}	Short Circuit Output Current	V _{CC} = Max (Note 2)	DM54	-40		-100	mA
			DM74	-40		-100	
I _{CC}	Supply Current	V _{CC} = Max (Note 3)		30	50	mA	

Note 1: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: With all outputs open, I_{CC} is measured with the Q and \bar{Q} outputs high in turn. At the time of measurement, the clock is grounded.

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

Parameter	From (Input) To (Output)	R _L = 280Ω						Units
		C _L = 15 pF			C _L = 50 pF			
		Min	Typ	Max	Min	Typ	Max	
f _{MAX} Maximum Clock Frequency		80	125		60	80		MHz
t _{PLH} Propagation Delay Time Low to High Level Output	Preset to Q		4	7		6	9	ns
t _{PHL} Propagation Delay Time High to Low Level Output	Preset to \bar{Q}		5	7		8	12	ns
t _{PLH} Propagation Delay Time Low to High Level Output	Clear to \bar{Q}		4	7		6	9	ns
t _{PHL} Propagation Delay Time High to Low Level Output	Clear to Q		5	7		8	12	ns
t _{PLH} Propagation Delay Time Low to High Level Output	Clock to Q or \bar{Q}		4	7		6	9	ns
t _{PHL} Propagation Delay Time High to Low Level Output	Clock to Q or \bar{Q}		5	7		8	12	ns