

# DM54S114/DM74S114 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Preset, Common Clear, Common Clock and Complementary Outputs

#### **General Description**


This device contains two negative-edge-triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flops on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the transition time of the negative going edge of the clock pulse. Data on the J and K inputs can be changed while the clock is high or low without affecting the outputs as long as setup and hold times are not violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

#### Absolute Maximum Ratings (Note 1)

Supply Voltage 7V
Input Voltage 5.5V
Storage Temperature Range -65 °C to 150 °C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device can not be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

#### **Connection Diagram**



DM54S114 (J) DM74S114 (N)

#### **Function Table**

	Inputs					Outputs		
PR	CLR	CLK	J	K	Q	ã		
L	Н	Х	Х	Х	Н	L		
Н	L	X	×	Х	L	Н		
L	L	X	X	X	Н*	н*		
Н	н	1	L	L	Qo	$\bar{Q}_O$		
Н	Н	1	Н	L	Н	L		
Н	н	1	L	Н	L	Н		
Н	Н	1	н	Н	Tog	jgl <u>e</u>		
Н	Н	Н	Х	Х	Qo	$\bar{Q}_O$		

- H = High Lagic Level
- X = Either Low or High Logic Level
- L = Low Logic Level
- = Negative going edge of pulse.

 $\mathbf{Q}_O = \text{The output logic level before the indicated input conditions were established.}$ 

- = This configuration is nonstable; that is, it will not persist when the preset and/or clear inputs return to its inactive (high) level.
- Toggle = Each output changes to the complement of its previous level on each falling edge of the clock pulse.

## Recommended Operating Conditions (See Section 1 for Test Waveforms and Output Load)

	Parameter			DM54S114			DM74S114		
Sym			Min	Nom	Max	Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage		4.5	5	5.5	4.75	5	5.25	٧
V <sub>IH</sub>	High Level Input Voltage		2			2			V
VIL	Low Level Input Voltage				0.8		,	0.8	V
Гон	High Level Outp	ut			-1	ŕ		-1	mA
lor	Low Level Outpu Current	ut			20			20	mA
f <sub>CLK</sub>	Clock Frequency	y (Note 2)	0	125	80	0	125	80	MHz
f <sub>CLK</sub>	Clock Frequency	(Note 3)	0	80	60	0	80	60	MHz
tw	Pulse Width (Note 2)	Clock High	6			6			ns
		Clock Low	6.5			6.5			
		Clear Low	8		·	8			
		Preset Low	8			8			
tw	Pulse Width (Note 3)	Clock High	8			8			ns
		Glock Low	8			8			
		Clear Low	10			10			
		Preset Low	10			10	,		
t <sub>SU</sub>	Setup Time (Not	te 1)	31			3∤			ns
t <sub>H</sub>	Input Hold Time (Note 1)		01			οţ			пѕ
T <sub>A</sub>	Free Air Operating Temperature		- 55		125	0		70	°C

Note 1: The symbol (1) indicates the falling edge of the clock pulse is used for reference.

Note 2:  $C_L = 15 \text{ pF}$  and  $R_L = 280\Omega$ . Note 3:  $C_L = 50 \text{ pF}$  and  $R_L = 280\Omega$ .

#### Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Parameter		Conditions		Min	Typ (Note 1)	Max	Units
Vi	Input Clamp Voltage	$V_{CC} = Min, I_1 =$	– 18 mA			- 1.2	٧
V <sub>OH</sub>	High Level Output	V <sub>CC</sub> = Min	DM54	2.5	3.4		٧
	Voltage	I <sub>OH</sub> = Max V <sub>IL</sub> = Max V <sub>IH</sub> = Min	DM74	2.7	3.4		
V <sub>OL</sub>	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = V_{IH} = Min, V_{IL} = V_{IH} = Min, V_{IL} = V_{IH} = V_{I$				0.5	V
I <sub>1</sub>	Input Current@Max Input Voltage	V <sub>CC</sub> = Max, V <sub>I</sub> =	= 5.5V			1	mA

- 14 - 7

- 8

- 100

-100

50

30

mΑ

mΑ

# **Electrical Characteristics** (Continued) over recommended operating free air temperature (unless otherwise noted)

Sym	Parameter	ameter Conditions		Parameter Conditions Min	Min	Typ (Note 1)	Max	Units	
Iн	High Level Input Current	V <sub>CC</sub> = Max V <sub>I</sub> = 2.7V	J, K		50		μΑ		
			Clear			200			
			Preset			100			
			Clock			200			
I <sub>IL</sub>	Low Level Input	V <sub>CC</sub> = Max V <sub>1</sub> = 0.5V	J, K			- 1.6	μΑ		

Clear

Preset Clock

**DM54** 

DM74

- 40

- 40

Note 1: All typicals are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

**Short Circuit** 

**Output Current** 

Supply Current

los

Icc

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

 $V_{CC} = Max$ 

 $V_{CC} = Max$ 

(Note 2)

(Note 3)

Note 3: With all outputs open,  $I_{CC}$  is measured with the Q and  $\overline{Q}$  outputs high in turn. At the time of measurement, the clock is grounded.

### Switching Characteristics at V<sub>CC</sub> = 5V and T<sub>A</sub> = 25°C (See Section 1 for Test Waveforms and Output Load)

	From	$R_L = 280\Omega$						
Parameter	(Input) To (Output)	C <sub>E</sub> = 15 pF			C <sub>L</sub> = 50 pF			Units
		Min	Тур	Max.	Min	Тур	Max	]
f <sub>MAX</sub> Maximum Clock Frequency		80	125		60	80		MHz
t <sub>PLH</sub> Propagation Delay Time Low to High Level Output	Preset to Q		4	7		6	9	ns
t <sub>PHL</sub> Propagation Delay Time High to Low Level Output	Preset to Q		5	7		8	12	ns
t <sub>PLH</sub> Propagation Delay Time Low to High Level Output	Clear to Q		4	7		6	9	ns
t <sub>PHL</sub> Propagation Delay Time High to Low Level Output	Clear to Q		5	7		8	12	ns
t <sub>PLH</sub> Propagation Delay Time Low to High Level Output	Clock to Q or Q		4	7		6	9	ns
t <sub>PHL</sub> Propagation Delay Time High to Low Level Output	Clock to Q or Q		5	7		8	12	ns