

GENERAL DESCRIPTION



The ICS8535I-11 is a low skew, high performance 1-to-4 3.3V LVPECL clock fanout buffer and a member of the HiPerClockS[™] family of High Performance Clock Solutions from ICS. The ICS8535I-11 has selectable single ended clock

or crystal inputs. The single ended clock input accepts LVCMOS or LVTTL input levels and translate them to 3.3V LVPECL levels. The clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertion of the clock enable pin.

Guaranteed output and part-to-part skew characteristics make the ICS8535I-11 ideal for those applications demanding well defined performance and repeatability.

FEATURES

- 4 differential 3.3V LVPECL outputs
- Selectable CLK or crystal inputs
- CLK can accept the following input levels: LVCMOS, LVTTL
- Maximum output frequency: 266MHz
- Output skew: 40ps (maximum)
- Part-to-part skew: 250ps (maximum)
- 3.3V operating supply
- -40°C to 85°C ambient operating temperature

BLOCK DIAGRAM



PIN ASSIGNMENT

	_		
VEE C	1	20	⊐ _{Q0}
CLK_EN	2	19	⊐ nQ0
CLK_SEL	3	18	⊐ vcc
CLK 🗆	4	17	⊐ Q1
nc 🗆	5	16	⊐ nQ1
XTAL1	6	15	⊐ q2
XTAL2	7	14	⊐ nQ2
nc 🗆	8	13	⊐ vcc
nc 🗆	9	12	⊐ Q3
Vcc	10	11	⊐ nQ3

ICS8535I-11

20-Lead TSSOP 6.5mm x 4.4mm x 0.92 package body **G Package** Top View



TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	/pe	Description
1	V _{EE}	Power		Negative supply pin.
2	CLK_EN	Input	Pullup	Synchronizing clock enable. When HIGH, clock outputs follows clock input. When LOW, Q outputs are forced low, nQ outputs are forced high. LVCMOS / LVTTL interface levels.
3	CLK_SEL	Input	Pulldown	Clock select input. When HIGH, selects XTAL inputs. When LOW, selects CLK input. LVCMOS / LVTTL interface levels.
4	CLK	Input	Pulldown	Clock input. LVCMOS / LVTTL interface levels.
5, 8, 9	nc	Unused		No connect.
6, 7	XTAL1, XTAL2	Input		Crystal oscillator interface. XTAL1 is the input. XTAL2 is the output.
10, 13, 18	V _{cc}	Power		Positive supply pins.
11, 12	nQ3, Q3	Output		Differential clock outputs. LVPECL interface levels.
14, 15	nQ2, Q2	Output		Differential clock outputs. LVPECL interface levels.
16, 17	nQ1, Q1	Output		Differential clock outputs. LVPECL interface levels.
19, 20	nQ0, Q0	Output		Differential clock outputs. LVPECL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C	Input Capacitance				4	pF
R _{PULLUP}	Input Pullup Resistor			51		KΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		KΩ



TABLE 3A. CONTROL INPUT FUNCTION TABLE

Inputs		Outputs		
CLK_EN	CLK_EN CLK_SEL Selected Source		Q0:Q3	nQ0:nQ3
0	0	CLK	Disabled; LOW	Disabled; HIGH
0	1	XTAL1, XTAL2	Disabled; LOW	Disabled; HIGH
1	0	CLK	Enabled	Enabled
1	1	XTAL1, XTAL2	Enabled	Enabled

After CLK_EN switches, the clock outputs are disabled or enabled following a rising and falling input clock or crystal oscillator edge as shown in *Figure* 1.

In the active mode, the state of the outputs are a function of the CLK input as described in Table 3B.



FIGURE 1. CLK_EN TIMING DIAGRAM

TABLE 3B. CLOCK INPUT FUNCTION TABLE

Inputs	Outputs		
CLK	Q0:Q3	nQ0:nQ3	
0	LOW	HIGH	
1	HIGH	LOW	



ICS8535I-11 LOW SKEW, 1-TO-4, CRYSTAL OSCILLATOR/ LVCMOS-TO-3.3V LVPECL FANOUT BUFFER

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{cc}	4.6V
Inputs, V _I	-0.5V to $\rm V_{cc}$ + 0.5 V
Outputs, V _o	-0.5V to $\rm V_{\rm cc}$ + 0.5V
Package Thermal Impedance, $\boldsymbol{\theta}_{_{JA}}$	73.2°C/W (0 lfpm)
Storage Temperature, $T_{_{STG}}$	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

TABLE 4A. Power Supply DC Characteristics, $V_{cc} = 3.3V \pm 5\%$, TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Power Supply Voltage		3.135	3.3	3.465	V
I _{EE}	Power Supply Current				50	mA

TABLE 4B. LVCMOS / LVTTL DC CHARACTERISTICS, $V_{CC} = 3.3V\pm5\%$, TA = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage			2		V _{cc} + 0.3	V
V _{IL}	Input Low Voltage			-0.3		0.8	V
I	Input High Current	CLK, CLK_SEL	$V_{IN} = V_{CC} = 3.465V$			150	μA
н		CLK_EN	$V_{IN} = V_{CC} = 3.465V$			5	μA
l.	Input Low Current	CLK, CLK_SEL	$V_{_{\rm IN}} = 0$ V, $V_{_{\rm CC}} = 3.465$ V	-5			μA
IL.		CLK_EN	$V_{IN} = 0V, V_{CC} = 3.465V$	-150			μÂ

TABLE 4C. LVPECL DC CHARACTERISTICS, $V_{cc} = 3.3V \pm 5\%$, TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage; NOTE 1		V _{cc} - 1.4		V _{cc} - 1.0	V
V _{ol}	Output Low Voltage; NOTE 1		V _{cc} - 2.0		V _{cc} - 1.7	V
V _{SWING}	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with 50 Ω to V $_{\rm CC}$ - 2V.



TABLE 5. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		F	undamen	tal	
Frequency		14		25	MHz
Equivalent Series Resistance (ESR)				70	Ω
Shunt Capacitance				7	pF

Table 6. AC Characteristics, $V_{cc} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				266	MHz
t _{PD}	Propagation Delay; NOTE 1	<i>f</i> ≤ 266MHz	1.0		2.4	ns
<i>t</i> sk(o)	Output Skew; NOTE 2				40	ps
<i>t</i> sk(pp)	Part-to-Part skew; NOTE 3				250	ps
t _R /t _F	Output Rise/Fall Time	20% to 80% @ 50MHz	300		700	ps
odc	Output Duty Cycle; NOTE 4		48	50	52	%
oscTOL	Crystal Oscillator Tollerance				1000	ppm

All parameters measured at 266MHz unless noted otherwise.

The cycle-to-cyle jitter on the input will equal the jitter on the output. The part does not add jitter.

NOTE 1: Measured from the $V_{cc}/2$ of the input to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the output differential cross point.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 4: Measured using CLK input. For XTAL input, refer to Application Note.



PARAMETER MEASUREMENT INFORMATION





APPLICATION INFORMATION

TERMINATION FOR LVPECL OUTPUTS

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive



FIGURE 2A. LVPECL OUTPUT TERMINATION

 50Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 2A and 2B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.



FIGURE 2B. LVPECL OUTPUT TERMINATION



SCHEMATIC EXAMPLE

Figure 3 shows a schematic example of the ICS8535I-11. In this example, the XTAL input is selected. The decoupling capacitors

should be physically located near the power pin. For ICS8535I-11, the unused clock outputs can be left floating.



FIGURE 3. ICS8535I-11 LVPECL BUFFER SCHEMATIC EXAMPLE



POWER **C**ONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS8535I-11. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS8535I-11 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{cc} = 3.3V + 5\% = 3.465V$, which gives worst case results. **NOTE:** Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{CC MAX} * I_{EE MAX} = 3.465V * 50mA = 173.25mW
- Power (outputs)_{MAX} = 30.2mW/Loaded Output pair
 If all outputs are loaded, the total power is 4 * 30.2mW = 120.8mW

Total Power MAX (3.465V, with all outputs switching) = 173.25mW + 120.8mW = 294.05mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS[™] devices is 125°C.

The equation for Tj is as follows: $Tj = \theta_{JA} * Pd_total + T_A$

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_A =$ Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 66.6°C/W per Table 7 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}C + 0.294W * 66.6^{\circ}C/W = 104.6^{\circ}C$. This is well below the limit of $125^{\circ}C$

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

TABLE 7. THERMAL RESISTANCE θ_{JA} for 20-pin TSSOP, Forced Convection

θ_{JA} by Velocity (Linear Feet per Minute)					
	0	200	500		
Single-Layer PCB, JEDEC Standard Test Boards	114.5°C/W	98.0°C/W	88.0°C/W		
Multi-Layer PCB, JEDEC Standard Test Boards	73.2°C/W	66.6°C/W	63.5°C/W		

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.



3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 4.



To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of V_{cc} - 2V.

• For logic high, $V_{OUT} = V_{OH_MAX} = V_{CC_MAX} - 1.0V$

$$(V_{CC_MAX} - V_{OH_MAX}) = 1.0V$$

• For logic low, V_{OUT} = V_{OL_MAX} = V_{CC_MAX} - 1.7V

$$(V_{CC_{MAX}} - V_{OL_{MAX}}) = 1.7V$$

Pd_H is power dissipation when the output drives high. Pd_L is the power dissipation when the output drives low.

$$Pd_{-}H = [(V_{OH_{-}MAX} - (V_{CC_{-}MAX} - 2V))/R_{-}] * (V_{CC_{-}MAX} - V_{OH_{-}MAX}) = [(2V - (V_{CC_{-}MAX} - V_{OH_{-}MAX}))/R_{-}] * (V_{CC_{-}MAX} - V_{OH_{-}MAX}) = [(2V - 1V)/50\Omega] * 1V = 20.0mW$$

$$Pd_{L} = [(V_{OL_{MAX}} - (V_{CC_{MAX}} - 2V))/R_{L}] * (V_{CC_{MAX}} - V_{OL_{MAX}}) = [(2V - (V_{CC_{MAX}} - V_{OL_{MAX}}))/R_{L}] * (V_{CC_{MAX}} - V_{OL_{MAX}}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$$

Total Power Dissipation per output pair = Pd_H + Pd_L = 30.2mW



RELIABILITY INFORMATION

TABLE 8. $\boldsymbol{\theta}_{JA} \text{vs.}$ Air Flow Table

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	114.5°C/W	98.0°C/W	88.0°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	73.2°C/W	66.6°C/W	63.5°C/W

TRANSISTOR COUNT

The transistor count for ICS8535I-11 is: 428



PACKAGE OUTLINE - G SUFFIX



TABLE 9. PACKAGE DIMENSIONS

SYMBOL	Millimeters		
STWBOL	MIN	MAX	
N	20		
А		1.20	
A1	0.05	0.15	
A2	0.80	1.05	
b	0.19	0.30	
С	0.09	0.20	
D	6.40	6.60	
E	6.40 BASIC		
E1	4.30	4.50	
е	0.65 BASIC		
L	0.45	0.75	
α	0°	8°	
aaa		0.10	

Reference Document: JEDEC Publication 95, MO-153



TABLE 10. ORDERING INFORMATION

Part/Order Number	Marking	Package	Count	Temperature
ICS8535AGI-11	ICS8535AGI11	20 lead TSSOP	72 per tube	-40°C to 85°C
ICS8535AGI-11T	ICS8535AGI11	20 lead TSSOP on Tape and Reel	2500	-40°C to 85°C

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.

ICS8535I-11



Integrated Circuit Systems, Inc.

LOW SKEW, 1-TO-4, CRYSTAL OSCILLATOR/ LVCMOS-TO-3.3V LVPECL FANOUT BUFFER

REVISION HISTORY SHEET						
Rev	Table	Page	Description of Change	Date		
В	T6	5	AC Characteristics table. Part-to-Part skew changed from 150ps to 200ps.	9/17/01		
В		3	Revised Figure 1, CLK_EN Timing Diagram.	10/18/01		
В		3	Revised Figure 1, CLK_EN Timing Diagram.	10/29/01		
В	Τ5	5	Shortened Crystal Characteristics table. ESR row, values have changed from 50Ω Min, 80Ω Max. to 70Ω Max.	1/11/02		
В	T1	2	Pin Description table - updated CLK_SEL description.	4/9/02		
В		8	Added Termination for LVPECL Outputs section.	5/29/02		
В		6	Output Load Test Circuit - corrected V _{EE} equation to read ""V _{EE} = $-0.5V \pm 0.165V$ "" from ""V _{EE} = $-0.5V \pm 0.135V$ "".	10/04/02		
	T1	2	Pin Descriptions table - deleted Pulldown/Pullup from XTAL1 and XTAL2.			
С	T4B	4	LVCMOS table - changed VIH from 3.765V Max. to V_{cc} + 0.3V Max.			
	T4C	4	LVPECL table - changed V _{SWING} from 0.85V Max. to 1.0V Max.	1/16/03		
	T6	5	AC table - changed tsk(pp) from 200ps Max. to 250ps. Max.	1/10/03		
		8	Added Schematic in the Application Information Section.			
			Updated format.			