

TC74ACT109P/F/FN

DUAL J-K FLIP FLOP WITH PRESET AND CLEAR

The TC74ACT109 is an advanced high speed CMOS DUAL J-K FLIP FLOP fabricated with silicon gate and double-layer metal wiring C²MOS technology.

It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.


These devices may be used as a level converter for interfacing TTL or NMOS to High Speed CMOS. The inputs are compatible with TTL, NMOS and CMOS output voltage levels.

In accordance with the logic level applied to the J and K inputs, the output changes state on the positive going transition of the clock pulse. CLEAR and PRESET are independent of the clock and are accomplished by a low logic level on their inputs.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $f_{MAX}=185\text{MHz}$ (typ.) at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A}$ (Max.) at $T_a=25^\circ\text{C}$
- Compatible with TTL outputs $V_{IL}=0.8\text{V}$ (Max.)
 $V_{IH}=2\text{V}$ (Min.)
- Symmetrical Output Impedance ... $|I_{OH}|=I_{OL}=24\text{mA}$ (Min.)
 Capability of driving 50Ω transmission lines.
- Balanced Propagation Delays $t_{PLH} \approx t_{PHL}$
- Pin and Function Compatible with 74F 109



PIN ASSIGNMENT




TRUTH TABLE

INPUTS					OUTPUTS		FUNCTION
CLR	PR	J	K	CK	Q	\overline{Q}	
L	H	X	X	X	L	H	CLEAR
H	L	X	X	X	H	L	PRESET
L	L	X	X	X	H	H	
H	H	L	H	—	Q _n	\overline{Q}_n	NO CHANGE
H	H	L	L	—	L	H	
H	H	H	H	—	H	L	
H	H	H	L	—	\overline{Q}_n	Q _n	TOGGLE
H	H	X	X	L	Q _n	\overline{Q}_n	NO CHANGE

X : Don't care

IEC LOGIC SYMBOL



ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 6.0	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC} + 0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC} + 0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 50	mA
DC Output Current	I_{OUT}	± 50	mA
DC V_{CC} /Ground Current	I_{OC}	± 100	mA
Power Dissipation	P_D	500(DIP)*/180(SOP)	mW
Storage Temperature	T_{STG}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 85^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ should be applied up to 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	4.5 ~ 5.5	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{OPR}	-40 ~ 85	°C
Input Rise and Fall Time	dt/dv	0 ~ 10	ns/v

DC ELECTRICAL CHARACTERISTICS


PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
High-Level Input Voltage	V_{IH}		4.5 5.5	2.0	-	-	2.0	-	V
Low-Level Input Voltage	V_{IL}		4.5 5.5	-	-	0.8	-	0.8	V
High-Level Output Voltage	V_{OH}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OH}=-50\mu\text{A}$	4.5	4.4	4.5	-	4.4	V
			$I_{OH}=-24\text{mA}$	4.5	3.94	-	-	3.80	V
			$I_{OH}=-75\text{mA}*$	5.5	-	-	-	3.85	V
Low-Level Output Voltage	V_{OL}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OL}=50\mu\text{A}$	4.5	-	0.0	0.1	-	μA
			$I_{OL}=24\text{mA}$	4.5	-	-	0.36	-	0.44
			$I_{OL}=75\text{mA}*$	5.5	-	-	-	-	1.65
Input Leakage Current	I_{IN}	$V_{IN}=V_{CC}$ or GND	5.5	-	-	± 0.1	-	± 1.0	μA
	I_{CC}	$V_{IN}=V_{CC}$ or GND	5.5	-	-	4.0	-	40.0	
	ΔI_{cc}	PER INPUT: $V_{CC}=3.4\text{V}$ OTHER INPUT: V_{CC} or GND	5.5	-	-	1.35	-	1.5	

* : This spec indicates the capability of driving 50Ω transmission lines.

One output should be tested at a time for a 10ms maximum duration.

TC74ACT109P/F/FN

SYSTEM DIAGRAM



TIMING REQUIREMENTS (Input $t_r=t_f=3\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^\circ\text{C}$		$T_a=-40\sim85^\circ\text{C}$		UNIT
			V_{CC}	TYP.	LIMIT	LIMIT	
Minimum Pulse Width (CK)	$t_{w(L)}, t_{w(H)}$		5.0 ± 0.5	-	5	5	ns
Minimum Pulse Width (CLR, PR)	$t_{w(L)}$		5.0 ± 0.5	-	5	5	
Minimum Set-up Time	t_s		5.0 ± 0.5	-	5	5	
Minimum Hold Time	t_h		5.0 ± 0.5	-	2	2	
Minimum Removal Time (CLR, PR)	t_{rem}		5.0 ± 0.5	-	3	3	

TC74ACT109P/F/FN

AC ELECTRICAL CHARACTERISTICS ($C_L = 50\text{pF}$, $R_L = 500\Omega$, Input $t_r = t_f = 3\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40~85°C		UNIT
			V _{CC}	MIN.	TYP.	MAX.	MIN.	
Propagation Delay Time (CK-Q, \bar{Q})	t_{PLH}		5.0 ± 0.5	—	6.1	10.4	1.0	11.4
	t_{PHL}		5.0 ± 0.5	—	6.3	9.6	1.0	11.0
Maximum Clock Frequency	f_{MAX}		5.0 ± 0.5	85	160	—	85	—
Input Capacitance	C_{IN}			—	5	10	—	10
Power Dissipation Capacitance	$C_{PD(1)}$			—	30	—	—	—

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC\,avg} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/2(\text{per F/F})$$