



## 54F/74F113 Dual JK Negative Edge-Triggered Flip-Flop


### General Description

The 'F113 offers individual J, K, Set and Clock inputs. When the clock goes HIGH the inputs are enabled and data may be entered. The logic level of the J and K inputs may be changed when the clock pulse is HIGH and the flip-flop will perform according to the Truth Table as long as minimum setup and hold times are observed. Input data is transferred to the outputs on the falling edge of the clock pulse.


**Asynchronous input:**  
LOW input to  $\bar{S}_D$  sets Q to HIGH level  
Set is independent of clock

**Ordering Code:** See Section 5



### Logic Symbols



Pin Assignment for  
DIP, SOIC and Flatpak



Pin Assignment  
for LCC



**Unit Loading/Fan Out:** See Section 2 for U.L. Definitions

Pin Names	Description	54F/74F	
		U.L. HIGH/LOW	Input $I_{IH}/I_{IL}$ Output $I_{OH}/I_{OL}$
J <sub>1</sub> , J <sub>2</sub> , K <sub>1</sub> , K <sub>2</sub>	Data Inputs	1.0/1.0	20 $\mu$ A/ -0.6 mA
CP <sub>1</sub> , CP <sub>2</sub>	Clock Pulse Inputs (Active Falling Edge)	1.0/4.0	20 $\mu$ A/ -2.4 mA
S <sub>D1</sub> , S <sub>D2</sub>	Direct Set Inputs (Active LOW)	1.0/5.0	20 $\mu$ A/ -3.0 mA
Q <sub>1</sub> , Q <sub>2</sub> , Q-bar <sub>1</sub> , Q-bar <sub>2</sub>	Outputs	50/33.3	-1 mA/20 mA

## Truth Table

Inputs				Outputs	
$\bar{S_D}$	$\bar{CP}$	J	K	Q	$\bar{Q}$
L	X	X	X	H	L
H	/	h	h	$\bar{Q}_0$	$Q_0$
H	/	—	h	L	H
H	/	h	—	H	L
H	/	—	—	$Q_0$	$\bar{Q}_0$

H(h) = HIGH Voltage Level

L(l) = LOW Voltage level


/ = HIGH-to-LOW Clock Transition

X = Immaterial

$Q_0$  ( $\bar{Q}_0$ ) = Before HIGH-to-LOW Transition of Clock

Lower case letters indicate the state of the referenced input or output prior to the HIGH-to-LOW clock transition.

## Logic Diagram (One Half Shown)



TL/F/9473-5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	−65°C to +150°C
Ambient Temperature under Bias	−55°C to +125°C
Junction Temperature under Bias	−55°C to +175°C
V <sub>CC</sub> Pin Potential to Ground Pin	−0.5V to +7.0V
Input Voltage (Note 2)	−0.5V to +7.0V
Input Current (Note 2)	−30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with V <sub>CC</sub> = 0V)	−0.5V to V <sub>CC</sub>
Standard Output	−0.5V to +5.5V
TRI-STATE® Output	−0.5V to +5.5V

Current Applied to Output in LOW State (Max) twice the rated I<sub>OL</sub> (mA)

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

**Note 2:** Either voltage limit or current limit is sufficient to protect inputs.

## Recommended Operating Conditions

Free Air Ambient Temperature

Military	−55°C to +125°C
Commercial	0°C to +70°C

Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

## DC Electrical Characteristics

Symbol	Parameter	54F/74F			Units	V <sub>CC</sub>	Conditions
		Min	Typ	Max			
V <sub>IH</sub>	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage		0.8		V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage		−1.2		V	Min	I <sub>IN</sub> = −18 mA
V <sub>OH</sub>	Output HIGH Voltage 54F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub> 74F 5% V <sub>CC</sub>	2.5 2.5 2.7			V	Min	I <sub>OH</sub> = −1 mA I <sub>OH</sub> = −1 mA I <sub>OH</sub> = −1 mA
V <sub>OL</sub>	Output LOW Voltage 54F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub>		0.5 0.5		V	Min	I <sub>OL</sub> = 20 mA I <sub>OL</sub> = 20 mA
I <sub>IH</sub>	Input HIGH Current 54F 74F			20.0 5.0	μA	Max	V <sub>IN</sub> = 2.7V
I <sub>BVI</sub>	Input HIGH Current Breakdown Test 54F 74F			100 7.0	μA	Max	V <sub>IN</sub> = 7.0V
I <sub>CEx</sub>	Output HIGH Leakage Current 54F 74F			250 50	μA	Max	V <sub>OUT</sub> = V <sub>CC</sub>
V <sub>ID</sub>	Input Leakage Test 74F	4.75			V	0.0	I <sub>ID</sub> = 1.9 μA All Other Pins Grounded
I <sub>OD</sub>	Output Leakage Circuit Current 74F			3.75	μA	0.0	V <sub>IOD</sub> = 150 mV All Other Pins Grounded
I <sub>IL</sub>	Input LOW Current			−0.6 −2.4 −3.0	mA	Max	V <sub>IN</sub> = 0.5V (J <sub>n</sub> , K <sub>n</sub> ) V <sub>IN</sub> = 0.5V (CP <sub>n</sub> ) V <sub>IN</sub> = 0.5V (SD <sub>n</sub> )
I <sub>OZH</sub>	Output Leakage Current			50	μA	Max	V <sub>OUT</sub> = 2.7V
I <sub>OZL</sub>	Output Leakage Current			−50	μA	Max	V <sub>OUT</sub> = 0.5V
I <sub>os</sub>	Output Short-Circuit Current	−60	−150		mA	Max	V <sub>OUT</sub> = 0V
I <sub>CC</sub>	Power Supply Current		12	19	mA	Max	

**AC Electrical Characteristics:** See Section 2 for Waveforms and Load Configurations

Symbol	Parameter	74F			54F		74F		Units	Fig. No.		
		$T_A = +25^\circ C$ $V_{CC} = +5.0V$ $C_L = 50 pF$			$T_A, V_{CC} = MII$ $C_L = 50 pF$		$T_A, V_{CC} = Com$ $C_L = 50 pF$					
		Min	Typ	Max	Min	Max	Min	Max				
$f_{max}$	Maximum Clock Frequency	85	105				80		MHz	2-1		
$t_{PLH}$	Propagation Delay $\bar{CP}_n$ to $Q_n$ or $\bar{Q}_n$	2.0	4.0	6.0			2.0	7.0	ns	2-3		
$t_{PHL}$	Propagation Delay $\bar{S}_{Dn}$ to $Q_n$ or $\bar{Q}_n$	2.0	4.5	6.5			2.0	7.5	ns	2-3		

**AC Operating Requirements:** See Section 2 for Waveforms

Symbol	Parameter	74F		54F		74F		Units	Fig. No.		
		$T_A = +25^\circ C$ $V_{CC} = +5.0V$		$T_A, V_{CC} = MII$		$T_A, V_{CC} = Com$					
		Min	Max	Min	Max	Min	Max				
$t_s(H)$	Setup Time, HIGH or LOW	4.0				5.0		ns	2-6		
$t_s(L)$	$J_n$ or $K_n$ to $\bar{CP}_n$	3.0				3.5					
$t_h(H)$	Hold Time, HIGH or LOW	0				0		ns	2-6		
$t_h(L)$	$J_n$ or $K_n$ to $\bar{CP}_n$	0				0					
$t_w(H)$	$\bar{CP}_n$ Pulse Width	4.5				5.0		ns	2-4		
$t_w(L)$	HIGH or LOW	4.5				5.0		ns	2-4		
$t_w(L)$	$\bar{S}_{Dn}$ Pulse Width, LOW	4.5				5.0		ns	2-4		
$t_{rec}$	$\bar{S}_{Dn}$ to $\bar{CP}_n$ Recovery Time	4.0				5.0		ns	2-6		