## SN54ABT240, SN74ABT240 **OCTAL BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS

SCBS098D - JANUARY 1991 - REVISED JULY 1994

- State-of-the-Art EPIC-IIB<sup>™</sup> BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> =  $25^{\circ}$ C
- High-Drive Outputs (–32-mA I<sub>OH</sub>, 64-mA I<sub>OI</sub> )
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (N) and Ceramic (J) DIPs

#### description

These octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the 'ABT241 and 'ABT244, these devices provide the choice of selected combinations of inverting and noninverting outputs, symmetrical active-low output-enable ( $\overline{OE}$ ) inputs, and complementary OE and OE inputs.

The 'ABT240 is organized as two 4-bit buffers/line drivers with separate  $\overline{OE}$  inputs. When  $\overline{OE}$  is low, the device passes data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.


(TOP VIEW)								
1 <u>0</u> [		∪_ <sub>20</sub> ] ∨ <sub>CC</sub>						
1A1 [		19 2OE						
		18 🛛 1Y1						
1A2 [	4	17 🛛 2A4						
2Y3 [	5	16 ] 1Y2						
1A3 [	6	15 2A3						
2Y2 [	7	14 🛛 1Y3						
1A4 [	8	13 2A2						
2Y1 [	9	12 ] 1Y4						

GND 10

SN54ABT240 . . . J PACKAGE SN74ABT240 . . . DB, DW, OR N PACKAGE

> SN54ABT240 ... FK PACKAGE (TOP VIEW)

11 🛛 2A1



To ensure the high-impedance state during power up or power down, OE should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT240 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT240 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT240 is characterized for operation from -40°C to 85°C.

(each buffer)							
INP	JTS	OUTPUT					
OE	Α	Y					
L	Н	L					
L	L	н					
Н	Х	Z					


FUNCTION TABLE

EPIC-IIB is a trademark of Texas Instruments Incorporated

## SN54ABT240, SN74ABT240 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS


SCBS098D - JANUARY 1991 - REVISED JULY 1994


#### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)





#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>‡</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> (see Note 1)	0.5 V to 7 V
Voltage applied to any output in the high state or power-off state, V	$V_{\rm O}$ $-0.5$ V to 5.5 V
Current into any output in the low state, I <sub>O</sub> : SN54ABT240	
SN74ABT240	128 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0)	
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2):	
	DW package 1.6 W
	N package 1.3 W
Storage temperature range	

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.



SCBS098D - JANUARY 1991 - REVISED JULY 1994

#### recommended operating conditions (see Note 3)

			SN54A	BT240	SN74A	BT240	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	CC Supply voltage				4.5	5.5	V
VIH	High-level input voltage		2		2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage		0	VCC	0	VCC	V
IOH	High-level output current			-24		-32	mA
IOL	Low-level output current			48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		5		5	ns/V
Т <sub>А</sub>	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS			T <sub>A</sub> = 25°C			SN54ABT240		SN74ABT240		UNIT
PARAMETER				MIN	TYP <sup>†</sup>	MAX	MIN	MAX	MIN	MAX	UNIT
VIK	V <sub>CC</sub> = 4.5 V,	lı = –18 mA				-1.2		-1.2		-1.2	V
	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = - 3 mA		2.5			2.5		2.5		V
	V <sub>CC</sub> = 5 V,	I <sub>OH</sub> = - 3 mA		3			3		3		
VOH		I <sub>OH</sub> = - 24 m	A	2			2				V
	$V_{CC} = 4.5 V$	I <sub>OH</sub> = - 32 m	A	2*					2		
		I <sub>OL</sub> = 48 mA				0.55		0.55			V
VOL	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 64 mA				0.55*				0.55	V
lj	V <sub>CC</sub> = 5.5 V,	$V_{I} = V_{CC}$ or GND				±1		±1		±1	μΑ
IOZH	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V				10‡		10‡		10‡	μΑ
I <sub>OZL</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V				-10‡		-10‡		-10‡	μΑ
loff	V <sub>CC</sub> = 0,	$V_{I}$ or $V_{O} \le 4.5 V$				±100				±100	μA
ICEX	V <sub>CC</sub> = 5.5 V,	Vo = 5.5 V	Outputs high			50		50		50	μΑ
۱ <sub>O</sub> §	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-	-50	-100	-180	-50	-180	-50	-180	mA
	$V_{CC} = 5.5 V,$ $V_{I} = V_{CC} \text{ or GND}$		Outputs high		1	250		250		250	μΑ
ICC		$I_{O} = 0,$	Outputs low		24	30		30		30	mA
			Outputs disabled		0.5	250		250		250	μΑ
	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at		Outputs enabled			1.5		1.5		1.5	
∆ICC¶		Data inputs	Outputs disabled			0.05		0.05		0.05	mA
	V <sub>CC</sub> or GND Control in					1.5		1.5		1.5	
Ci	V <sub>I</sub> = 2.5 V or 0.5 V	-		3						pF	
Co	V <sub>O</sub> = 2.5 V or 0.5 V	$V_{\Omega} = 2.5 \text{ V or } 0.5 \text{ V}$			8						pF

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

<sup>†</sup> All typical values are at  $V_{CC} = 5$  V.

<sup>‡</sup> This data sheet limit may vary among suppliers.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

 $\P$  This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



## SN54ABT240, SN74ABT240 **OCTAL BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS

SCBS098D - JANUARY 1991 - REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT240		SN74ABT240		UNIT
	(INFUT)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	A	Y	1	2.9	4.1	0.8	5.5	1	4.8	00
<sup>t</sup> PHL			1.6	3.1	4.3	1	5.5	1.6	4.8	ns
<sup>t</sup> PZH	OE	Y	1.1	3.1	4.7	0.8	7.5	1.1	5.2	
<sup>t</sup> PZL			1.1	2.7	5.8	0.8	7.7	1.1	6.2	ns
<sup>t</sup> PHZ	OE	v	1.8	4.6	5.7	1.7	7	1.8	6.4	
<sup>t</sup> PLZ	UL	T	1.6	4	5.4	1.3	7.2	1.6	5.8	ns



7 V **S1** O Open **500** Ω From Output  $\Lambda \Lambda \Lambda$ TEST **S**1 **Under Test** C GND Open tPLH/tPHL  $C_1 = 50 \text{ pF}$ tPLZ/tPZL 7 V **500** Ω (see Note A) tPHZ/tPZH Open LOAD CIRCUIT FOR OUTPUTS 3 V **Timing Input** 1.5 V 0 V tw th t<sub>su</sub> 3 V 3 V 1.5 V Input 1.5 V 1.5 V **Data Input** 1.5 V 0 V 0 V **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS** PULSE DURATION SETUP AND HOLD TIMES 3 V 3 V Input Output 1.5 V 1.5 V 1.5 V 1.5 V (see Note B) Control 0 V 0 V <sup>t</sup>PZL -<sup>t</sup>PHL **t**PLH <sup>t</sup>PLZ Output 3.5 V ۷он Waveform 1 1.5 V 1.5 V Output 1.5 V VOL + 0.3 V S1 at 7 V VOL VOL (see Note C) <sup>t</sup>PHZ **t**PLH tPHL tp7H Output VOH ۷он V<sub>OH</sub> – 0.3 V Waveform 2 1.5 V 1.5 V 1.5 V Output S1 at Open 0 V VOL (see Note C) **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES ENABLE AND DISABLE TIMES** INVERTING AND NONINVERTING OUTPUTS LOW- AND HIGH-LEVEL ENABLING

#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





www.ti.com

#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
5962-9318801M2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
5962-9318801MRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type
5962-9318801MSA	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type
SN74ABT240DBLE	OBSOLETE	SSOP	DB	20		TBD	Call TI	Call TI
SN74ABT240DW	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI
SN74ABT240DWR	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI
SN74ABT240N	OBSOLETE	PDIP	Ν	20		TBD	Call TI	Call TI
SNJ54ABT240FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54ABT240J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type
SNJ54ABT240W	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **MECHANICAL DATA**

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

## DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

MLCC006B - OCTOBER 1996

#### FK (S-CQCC-N\*\*)

#### LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within Mil-Std 1835 GDFP2-F20



DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AC.



# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Broadband	www.ti.com/broadband
DSP	dsp.ti.com	Digital Control	www.ti.com/digitalcontrol
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Military	www.ti.com/military
Logic	logic.ti.com	Optical Networking	www.ti.com/opticalnetwork
Power Mgmt	power.ti.com	Security	www.ti.com/security
Microcontrollers	microcontroller.ti.com	Telephony	www.ti.com/telephony
RFID	www.ti-rfid.com	Video & Imaging	www.ti.com/video
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated