

D2922, JANUARY 1986

- High Degree of Linearity
- High On-Off Output Voltage Ratio
- Low Crosstalk Between Switches
- Low On-State Impedance of 50 Ohms Typ at  $V_{CC} = 9\text{ V}$
- Individual Switch Controls
- Extremely Low Input Current


**description**

The TLC4016 is a silicon-gate CMOS quadruple analog switch integrated circuit designed to handle both analog and digital signals. Each switch permits signals with amplitudes up to 12 volts peak to be transmitted in either direction.


Each switch section has its own enable input control. A high-level voltage applied to this control terminal turns on the associated switch section.

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

The SN54HC4016 is characterized for operation from  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ , and the TLC4016I is characterized from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .


**logic diagram (positive logic)**SN54HC4016 . . . J OR N PACKAGE  
TLC4016I . . . D OR N PACKAGE

(TOP VIEW)



2

HCMOS Devices

**logic symbol<sup>†</sup>**

<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1986, Texas Instruments Incorporated

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

2-617

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range (see Note 1) . . . . .	-0.5 V to 15 V
Control-input diode current ( $V_I < 0$ or $V_I > V_{CC}$ ) . . . . .	$\pm 20 \text{ mA}$
I/O port diode current ( $V_I < 0$ or $V_{I/O} < V_{CC}$ ) . . . . .	$\pm 20 \text{ mA}$
On-state switch current ( $V_{I/O} = 0$ to $V_{CC}$ ) . . . . .	$\pm 25 \text{ mA}$
Continuous current through $V_{CC}$ or GND pins . . . . .	$\pm 50 \text{ mA}$

Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2):

D package . . . . .	950 mW
J package . . . . .	1025 mW
N package . . . . .	875 mW
Operating free-air temperature, $T_A$ : SN54HC4016 . . . . .	-55°C to 125°C
TLC4016I . . . . .	-40°C to 85°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: D and N packages . . . . .	260°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: J package . . . . .	300°C

NOTES: 1. All voltages are with respect to ground unless otherwise specified.

2. For operation above 25°C free-air temperature, see Dissipation Derating Table.

DISSIPATION DERATING TABLE

Package	Maximum Power Dissipation			Derating Factor
	25°C	85°C	125°C	
D	950 mW	494 mW	126°C	7.6 mW/°C
J	1025 mW	533 mW	205 mW	8.2 mW/°C
N	875 mW	455 mW	175 mW	7.0 mW/°C

## recommended operating conditions

		MIN	NOM	MAX	UNIT	
Supply voltage, $V_{CC}$		2 <sup>†</sup>	5	12	V	
I/O port voltage, $V_{I/O}$		0	$V_{CC}$		V	
High-level input voltage, $V_{IH}$	$V_{CC} = 2 \text{ V}$	1.5	$V_{CC}$		V	
	$V_{CC} = 4.5 \text{ V}$	3.15	$V_{CC}$			V
	$V_{CC} = 9 \text{ V}$	6.3	$V_{CC}$			
	$V_{CC} = 12 \text{ V}$	8.4	$V_{CC}$			
Low-level input voltage, $V_{IL}$	$V_{CC} = 2 \text{ V}$	0	0.3		V	
	$V_{CC} = 4.5 \text{ V}$	0	0.9			
	$V_{CC} = 9 \text{ V}$	0	1.8			
	$V_{CC} = 12 \text{ V}$	0	2.4			
Input rise time, $t_r$	$V_{CC} = 2 \text{ V}$	1000			ns	
	$V_{CC} = 4.5 \text{ V}$	500				
	$V_{CC} = 9 \text{ V}$	400				
Input fall time, $t_f$	$V_{CC} = 2 \text{ V}$	1000			ns	
	$V_{CC} = 4.5 \text{ V}$	500				
	$V_{CC} = 9 \text{ V}$	400				
Operating free-air temperature, $T_A$	SN54HC4016	-55	125		°C	
	TLC4016I	-40	85			

<sup>†</sup>With supply voltages at or near 2 volts, the analog switch on-state resistance becomes very nonlinear. It is recommended that only digital signals be transmitted at these low supply voltages.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted).

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	SN54HC4016			TLC4016I			UNIT
			MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	
<i>r<sub>Son</sub></i> On-state switch resistance	<i>I<sub>S</sub></i> = 1 mA, <i>V<sub>A</sub></i> = 0 to <i>V<sub>CC</sub></i> , See Figure 1	4.5 V	100	220	100	200	120	215	Ω
		9 V	50	120	50	105	50	100	
		12 V	30	100	30	85	30	75	
		2 V	120	240	120	215	120	215	
	<i>I<sub>S</sub></i> = 1 mA, <i>V<sub>A</sub></i> = 0 or <i>V<sub>CC</sub></i> , See Figure 1	4.5 V	50	120	50	100	50	100	Ω
		9 V	35	80	35	75	35	75	
		12 V	20	70	20	60	20	60	
		4.5 V	10	20	10	20	10	20	
On-state switch resistance matching	<i>V<sub>A</sub></i> = 0 to <i>V<sub>CC</sub></i> , See Figure 1	9 V	5	15	5	15	5	15	Ω
		12 V	5	15	5	15	5	15	
		2 V		±1		±1		±1	
<i>I<sub>I</sub></i> Control input current	<i>V<sub>I</sub></i> = 0 or <i>V<sub>CC</sub></i> , <i>T<sub>A</sub></i> = 25°C	2 V		±1		±1		±1	μA
		6 V		±0.1		±0.1		±0.1	
		5.5 V	±10	±600	±10	±600	±10	±600	
<i>I<sub>Soff</sub></i> Off-state switch leakage current	<i>V<sub>S</sub></i> = ± <i>V<sub>CC</sub></i> , See Figure 2	9 V	±15	±800	±15	±800	±15	±800	nA
		12 V	±20	±1000	±20	±1000	±20	±1000	
		5.5 V	±10	±150	±10	±150	±10	±150	
<i>I<sub>Son</sub></i> On-state switch leakage current	<i>V<sub>A</sub></i> = 0 or <i>V<sub>CC</sub></i> , See Figure 3	9 V	±15	±200	±15	±200	±15	±200	nA
		12 V	±20	±300	±20	±300	±20	±300	
		5.5 V	2	40	2	20	2	20	
<i>I<sub>CC</sub></i> Supply current	<i>V<sub>I</sub></i> = 0 or <i>V<sub>CC</sub></i> , <i>I<sub>O</sub></i> = 0	9 V	8	160	8	80	8	80	μA
		12 V	16	320	16	160	16	160	
		5.5 V	16		15		15		
<i>C<sub>i</sub></i> Input capacitance	A or B		2 V to		15		15		pF
	C		12 V		5	10	5	10	
<i>C<sub>f</sub></i> Feedthrough capacitance	A to B	<i>V<sub>I</sub></i> = 0	2 V to		5		5		pF
			12 V						

<sup>†</sup>All typical values are at *T<sub>A</sub>* = 25°C.

2

HCMOS Devices

switching characteristics over recommended operating free-air temperature range,  $C_L = 50 \text{ pF}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	SN54HC4016			TLC4016I			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
t <sub>pd</sub> Propagation delay time, A to B or B to A	See Figure 4	2 V	25	75	25	62			ns
		4.5 V	5	15	5	13			
		9 V	4	14	4	12			
		12 V	3	13	3	11			
t <sub>on</sub> Switch turn-on time	R <sub>L</sub> = 1 kΩ, See Figures 5 and 6	2 V	32	150	32	125			ns
		4.5 V	8	30	8	25			
		9 V	6	18	6	15			
		12 V	5	15	5	13			
t <sub>off</sub> Switch turn-off time	R <sub>L</sub> = 1 kΩ, See Figures 5 and 6	2 V	45	252	45	210			ns
		4.5 V	15	54	15	45			
		9 V	10	48	10	40			
		12 V	8	45	8	38			
f <sub>c0</sub> Switch cutoff frequency (channel loss = 3 dB)		4.5 V	100		100				MHz
		9 V	120		120				
V <sub>OCF(PP)</sub> Control feedthrough voltage to any switch, peak to peak	See Figure 7	4.5 V	180		180				mV
Frequency at which crosstalk attenuation between any two switches equals 50 dB	See Figure 8	4.5 V	1		1				MHz

†All typical values are at  $T_A = 25^\circ\text{C}$ .

#### PARAMETER MEASUREMENT INFORMATION





FIGURE 1. ON-STATE RESISTANCE TEST CIRCUIT



$$V_S = V_A - V_B$$

CONDITION 1:  $V_A = 0, V_B = V_{CC}$   
 CONDITION 2:  $V_A = V_{CC}, V_B = 0$

FIGURE 2. OFF-STATE SWITCH LEAKAGE CURRENT TEST CIRCUIT

T-51-11

## PARAMETER MEASUREMENT INFORMATION




FIGURE 3. ON-STATE SWITCH LEAKAGE CURRENT TEST CIRCUIT







FIGURE 4. PROPAGATION DELAY TIME, SIGNAL INPUT TO SIGNAL OUTPUT

2


HCMOS Devices

## PARAMETER MEASUREMENT INFORMATION

FIGURE 5. SWITCHING TIME ( $t_{PZL}$ ,  $t_{PLZ}$ ), CONTROL TO SIGNAL OUTPUT


T-51-11

## PARAMETER MEASUREMENT INFORMATION



2

HCMOS Devices

FIGURE 6. SWITCHING TIME ( $t_{PZH}$ ,  $t_{PHZ}$ ), CONTROL TO SIGNAL OUTPUT

---

PARAMETER MEASUREMENT INFORMATION

---






FIGURE 7. CONTROL FEEDTHROUGH VOLTAGE



NOTE: ADJUST f for  $\alpha_X = \frac{V_{O2}}{V_{O1}} \approx 50$  dB.

FIGURE 8. CROSSTALK BETWEEN ANY TWO SWITCHES, TEST CIRCUIT