

- 8 Latches in a Single Package
- 3-State Bus-Driving True Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These 8-bit latches feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight latches of the 'F373 are transparent D-type latches. While the enable (C) is high the Q outputs will follow the data (D) inputs. When the enable is taken low, the Q outputs will be latched at the levels that were set up at the D inputs.

A buffered output-control input (\overline{OC}) can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The high-impedance third state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components.


The output control \overline{OC} does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are off.

The SN54F373 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F373 is characterized for operation from 0°C to 70°C .

**SN54F373 . . . J PACKAGE
SN74F373 . . . DW OR N PACKAGE
(TOP VIEW)**



**SN54F373 . . . FK PACKAGE
(TOP VIEW)**




FUNCTION TABLE (EACH LATCH)

INPUTS				OUTPUT
\overline{OC}	ENABLE	C	D	Q
L	H	H	H	H
L	H	L	L	L
L	L	X	X	Q_0
H	X	X	X	Z

SN54F373, SN74F373
OCTAL D-TYPE TRANSPARENT LATCHES
WITH 3-STATE OUTPUTS


ADVANCE
INFORMATION

logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



2

Data Sheets

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage [†]	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state: SN54F373	40 mA
SN74F373	48 mA
Operating free-air temperature range: SN54F373	-55°C to 125°C
SN74F373	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

	SN54F373			SN74F373			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH} High-level input voltage	2			2			V
V_{IL} Low-level input voltage			0.8			0.8	V
I_{IK} Input clamp current			-18			-18	mA
I_{OH} High-level output current			-3			-3	mA
I_{OL} Low-level output current			20			24	mA
T_A Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54F373			SN74F373			UNIT
			MIN	TYP [§]	MAX	MIN	TYP [§]	MAX	
V_{IK}	$V_{CC} = 4.5 V$,	$I_I = -18 mA$			-1.2			-1.2	V
$V_{OH} \#$	$V_{CC} = 4.5 V$	$I_{OH} = -1 mA$	2.5	3.4		2.5	3.4		V
		$I_{OH} = -3 mA$	2.4	3.3		2.4	3.3		
V_{OL}	$V_{CC} = 4.5 V$	$I_{OL} = 20 mA$		0.30	0.5				V
		$I_{OL} = 24 mA$				0.35	0.5		
I_{OZH}	$V_{CC} = 5.5 V$,	$V_O = 2.7 V$			50			50	μA
I_{OZL}	$V_{CC} = 5.5 V$,	$V_O = 0.5 V$			-50			-50	μA
I_I	$V_{CC} = 5.5 V$,	$V_I = 7 V$			0.1			0.1	mA
I_{IH}	$V_{CC} = 5.5 V$,	$V_I = 2.7 V$			20			20	μA
I_{IL}	$V_{CC} = 5.5 V$,	$V_I = 0.5 V$			-0.6			-0.6	mA
$I_{OS} \#$	$V_{CC} = 5.5 V$,	$V_O = 0$	-60		-150	-60		-150	mA
I_{CCZ}	$V_{CC} = 5.5 V$,	See Note 1		38	55		38	55	mA

For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

[§] All typical values are at $V_{CC} = 5 V$, $T_A = 25^\circ C$.

[¶] Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

[#] For the SN74F373 at $V_{CC} = 4.75 V$ and $I_{OH} = -1 mA$ to $-3 mA$, $V_{OH min} = 2.7 V$.

NOTE 1: I_{CCZ} is measured with \overline{OC} at 4.5 V and all other inputs grounded.

2
Data Sheets

SN54F373, SN74F373
OCTAL D-TYPE TRANSPARENT LATCHES
WITH 3-STATE OUTPUTS

ADVANCE
INFORMATION

timing requirements

		$V_{CC} = 5\text{ V},$ $T_A = 25^\circ\text{C}$		$V_{CC} = 4.5\text{ V to }5.5\text{ V},$ $T_A = \text{MIN to MAX}^\dagger$		UNIT		
		'F373		SN54F373			SN74F373	
		MIN	MAX	MIN	MAX		MIN	MAX
t_{su}	Setup time, Data before Enable C↓	2		2		2		ns
t_h	Hold time, Data before Enable C↓	3		3		3		ns
t_w	Pulse duration, Enable C high	6		6		6		ns

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5\text{ V},$ $C_L = 50\text{ pF},$ $R_1 = 500\ \Omega,$ $R_2 = 500\ \Omega,$ $T_A = 25^\circ\text{C}$			$V_{CC} = 4.5\text{ V to }5.5\text{ V},$ $C_L = 50\text{ pF},$ $R_1 = 500\ \Omega,$ $R_2 = 500\ \Omega,$ $T_A = \text{MIN to MAX}^\dagger$				UNIT
			'F373			SN54F373		SN74F373		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	D	Q	2.2	4.9	7	2.2	8.5	2.2	8	ns
t_{PHL}			1.2	3.3	5	1.2	7	1.2	6	
t_{PLH}	C	Q	4.2	8.6	11.5	4.2	15	4.2	13	ns
t_{PHL}			2.2	4.8	7	2.2	8.5	2.2	8	
t_{PZH}	\overline{OC}	Q	1.2	4.6	11	1.2	13.5	1.2	12	ns
t_{PZL}			1.2	5.2	7.5	1.2	10	1.2	8.5	
t_{PHZ}	\overline{OC}	Q	1.2	4.1	6.5	1.2	10	1.2	7.5	ns
t_{PLZ}			1.2	3.4	6	1.2	7	1.2	6	

† For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.
 NOTE 2: See General Information for load circuits and waveforms.

2
Data Sheets