

## 3.3V CMOS 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O

#### **FEATURES:**

- Typical tsk(0) (Output Skew) < 250ps</li>
- ESD > 2000V per MIL-STD-883, Method 3015;
   > 200V using machine model (C = 200pF, R = 0)
- 0.635mm pitch SSOP, 0.50mm pitch TSSOP and 0.40mm pitch TVSOP packages
- Extended commercial range of -40°C to +85°C
- Vcc = 3.3V ±0.3V, Normal Range
- Vcc = 2.7V to 3.6V, Extended Range
- CMOS power levels (0.4µW typ. static)
- All inputs, outputs and I/O are 5 Volt tolerant
- Supports hot insertion

#### Drive Features for LVC16541A:

- High Output Drivers: ±24mA
- Reduced system switching noise

### **APPLICATIONS:**

- 5V and 3.3V mixed voltage systems
- Data communication and telecommunication systems


### **DESCRIPTION:**

This 16-bit buffer/driver is built using advanced dual metal CMOS technology. This device is composed of two 8-bit sections with separate output-enable signals. For either 8-bit buffer section, the two output-enable  $(1\overline{OE}1$  and  $1\overline{OE}2$  or  $2\overline{OE}1$  and  $2\overline{OE}2)$  inputs must be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 8-bit buffer section are in the high impedance state. To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to Vcc through a pullup resistor; the minimum value of the resistor is determined by the current sinking capability of the driver.


All pins of this 16-bit buffer/driver can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V supply system.

The LVC16541A has been designed with a  $\pm 24$ mA output driver. The driver is capable of driving a moderate to heavy load while maintaining speed performance.

## **Functional Block Diagram**




TO SEVEN OTHER CHANNELS



TO SEVEN OTHER CHANNELS

**MARCH 1999** 

### **PIN CONFIGURATION**



SSOP/TSSOP/TVSOP **TOP VIEW** 

### ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Description	Max.	Unit
V <sub>TERM</sub> (2)	Terminal Voltage with Respect to GND	- 0.5 to +6.5	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	- 0.5 to +6.5	V
Tstg	Storage Temperature	- 65 to +150	°C
Іоит	DC Output Current	- 50 to +50	mA
lıĸ	Continuous Clamp Current,	- 50	mA
Іок	$V_1 < 0$ or $V_O < 0$		
Icc	Continuous Current through	±100	mA
Iss	each Vcc or GND		LVC Lin

#### NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Vcc terminals.
- 3. All terminals except Vcc.

### **CAPACITANCE** (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	4.5	6	pF
Соит	Output Capacitance	Vout = 0V	6.5	8	pF
C <sub>I/O</sub>	I/O Port Capacitance	VIN = 0V	6.5	8	pF

#### NOTE:

1. As applicable to the device type.

### PIN DESCRIPTION

Pin Names	Description
xŌEx	3-State Output Enable Inputs (Active LOW)
xAx	Data Inputs
xYx	3-State Outputs

## FUNCTION TABLE (each 8-bit buffer) (1)

	Inputs		Outputs
xOE1	xOE2	хАх	хҮх
L	L	L	L
L	L	Н	Н
Н	Х	Х	Z
Х	Н	Х	Z

#### NOTE:

- 1. H = HIGH Voltage Level
  - L = LOW Voltage Level
  - X = Don't Care
  - Z = High-Impedance

### DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = -40°C to +85°C

Symbol	Parameter		Test Conditions	Min.	Typ. <sup>(1)</sup>	Max.	Unit
VIH	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	_	_	٧
		Vcc = 2.7V to 3.6V		2	_	_	
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		_	_	0.7	V
		Vcc = 2.7V to 3.6V		_	_	0.8	
lih lil	Input Leakage Current	VCC = 3.6V	VI = 0 to 5.5V	_	_	±5	μA
lozн	High Impedance Output Current	Vcc = 3.6V	Vo = 0 to 5.5V	_	_	±10	μA
lozl	(3-State Output pins)						
loff	Input/Output Power Off Leakage	Vcc = 0V, Vin or Vo	$V_{CC} = 0V$ , $V_{IN}$ or $V_{O} \le 5.5V$		_	±50	μA
Vıĸ	Clamp Diode Voltage	VCC = 2.3V, IIN = - 18	BmA	_	- 0.7	- 1.2	V
VH	Input Hysteresis	Vcc = 3.3V		_	100	_	mV
ICCL	Quiescent Power Supply Current	Vcc = 3.6V	V <sub>IN</sub> = GND or V <sub>CC</sub>	_	_	10	μA
Іссн							
ICCZ			$3.6 \le VIN \le 5.5V^{(2)}$	_	_	10	
Δlcc	Quiescent Power Supply	One input at Vcc - 0.	One input at Vcc - 0.6V		_	500	μA
	Current Variation	other inputs at Vcc or	GND				LVC Lini

#### NOTES

- 1. Typical values are at Vcc = 3.3V, +25°C ambient.
- 2. This applies in the disabled state only.

### **OUTPUT DRIVE CHARACTERISTICS**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = 2.3V to 3.6V	I <sub>OH</sub> = -0.1mA	Vcc - 0.2	_	V
		Vcc = 2.3V	IOH = - 6mA	2	_	
		Vcc = 2.3V	I <sub>OH</sub> = - 12mA	1.7	_	
		Vcc = 2.7V		2.2	_	
		Vcc = 3.0V		2.4	_	
		Vcc = 3.0V	IOH = - 24mA	2.2	_	
Vol	Output LOW Voltage	Vcc = 2.3V to 3.6V	IOL = 0.1mA	_	0.2	V
		Vcc = 2.3V	IOL = 6mA	_	0.4	
			IOL = 12mA	_	0.7	
		Vcc = 2.7V	IOL = 12mA	_	0.4	
		Vcc = 3.0V	I <sub>OL</sub> = 24mA	_	0.55	LVC Link

#### NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. TA = − 40°C to +85°C.

# OPERATING CHARACTERISTICS, $V_{CC}$ = 3.3V $\pm$ 0.3V, $T_{A}$ = 25°C

Symbol	Parameter	Test Conditions	Typical	Unit
CPD	Power Dissipation Capacitance per buffer/driver Outputs enabled	C <sub>L</sub> = 0pF, f = 10Mhz	35	pF
CPD	Power Dissipation Capacitance per buffer/driver Outputs disabled		4	pF

### **SWITCHING CHARACTERISTICS (1)**

		Vcc = 2.7V		$Vcc = 3.3V \pm 0.3V$		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
tPLH	Propagation Delay		5	1.1	4.2	ns
<b>t</b> PHL	xAx to xYx					
tpzh	Output Enable Time		6.9	1.5	5.6	no
tpzl	xOEx to xYx					ns
tphz	Output Disable Time		7.4	1.9	6.8	
tPLZ	xOEx to xYx					ns
tsk(o)	Output Skew <sup>(2)</sup>				500	ps

#### NOTES:


- 1. See test circuits and waveforms.  $TA = -40^{\circ}C$  to  $+85^{\circ}C$ .
- 2. Skew between any two outputs of the same package and switching in the same direction.

### **TEST CIRCUITS AND WAVEFORMS:**

### **TEST CONDITIONS**

Symbol	$Vcc^{(1)} = 3.3V \pm 0.3V$	$Vcc^{(1)} = 2.7V$	$Vcc^{(2)} = 2.5V \pm 0.2V$	Unit
VLOAD	6	6	2 x Vcc	٧
VIH	2.7	2.7	Vcc	٧
VT	1.5	1.5	Vcc/2	٧
VLZ	300	300	150	mV
VHZ	300	300	150	mV
CL	50	50	30	pF

### **TEST CIRCUITS FOR ALL OUTPUTS**



DEFINITIONS:

LVC Link

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZouT of the Pulse Generator.


#### NOTES:

- 1. Pulse Generator for All Pulses: Rate  $\leq$  10MHz; tF  $\leq$  2.5ns; tR  $\leq$  2.5ns.
- 2. Pulse Generator for All Pulses: Rate  $\leq$  10MHz; tF  $\leq$  2ns; tR  $\leq$  2ns.

#### **SWITCH POSITION**

Test	Switch
Open Drain	VLOAD
Disable Low	
Enable Low	
Disable High	GND
Enable High	
All Other tests	Open
`	LVC Link

### **OUTPUT SKEW - tsk (x)**




tSK(x) = |tPLH2 - tPLH1| or |tPHL2 - tPHL1|

#### NOTES:


LVC Link

- 1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.
- 2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.

### PROPAGATION DELAY




#### **ENABLE AND DISABLE TIMES**




NOTE: LVC Link

 Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.


### **SET-UP, HOLD, AND RELEASE TIMES**



### **PULSE WIDTH**



### **ORDERING INFORMATION**





CORPORATE HEADQUARTERS

2975 Stender Way Santa Clara, CA 95054 for SALES:

800-345-7015 or 408-727-6116

fax: 408-492-8674 www.idt.com\*

\*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.

The IDT logo is a registered trademark of Integrated Device Technology, Inc.