

**SN54LVT16652, SN74LVT16652  
3.3-V ABT 16-BIT BUS TRANSCEIVERS AND REGISTERS  
WITH 3-STATE OUTPUTS**

SCBS150D - JULY 1994 - REVISED FEBRUARY 1996

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments Widebus™ Family
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V<sub>OOLP</sub> (Output Ground Bounce) < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Support Live Insertion
- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

**SN54LVT16652... WD PACKAGE  
SN74LVT16652... DGG OR DL PACKAGE  
(TOP VIEW)**

1OEAB	1	56	1OEBA
1CLKAB	2	55	1CLKBA
1SAB	3	54	1SBA
GND	4	53	GND
1A1	5	52	1B1
1A2	6	51	1B2
V <sub>CC</sub>	7	50	V <sub>CC</sub>
1A3	8	49	1B3
1A4	9	48	1B4
1A5	10	47	1B5
GND	11	46	GND
1A6	12	45	1B6
1A7	13	44	1B7
1A8	14	43	1B8
2A1	15	42	2B1
2A2	16	41	2B2
2A3	17	40	2B3
GND	18	39	GND
2A4	19	38	2B4
2A5	20	37	2B5
2A6	21	36	2B6
V <sub>CC</sub>	22	35	V <sub>CC</sub>
2A7	23	34	2B7
2A8	24	33	2B8
GND	25	32	GND
2SAB	26	31	2SBA
2CLKAB	27	30	2CLKBA
2OEAB	28	29	2OEBA

### description

The 'LVT16652 are 16-bit bus transceivers designed for low-voltage (3.3-V) V<sub>CC</sub> operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as two 8-bit transceivers or one 16-bit transceiver.

Complementary output-enable (OEAB and OEBA) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. A low input level selects real-time data, and a high input level selects stored data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'LVT16652.

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 1996, Texas Instruments Incorporated



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54LVT16652, SN74LVT16652

## 3.3-V ABT 16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS150D - JULY 1994 - REVISED FEBRUARY 1996

### description (continued)

Data on the A or B bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs regardless of the levels on the select-control or output-enable inputs. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and  $\overline{OEBA}$ . In this configuration, each output reinforces its input. When all other data sources to the two sets of bus line are at high impedance, each set of bus lines remains at its last level configuration.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The SN74LVT16652 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT16652 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74LVT16652 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

FUNCTION TABLE

OEAB	OEBA	INPUTS			DATA I/O†		OPERATION OR FUNCTION	
		CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8	
L	H	H or L	H or L	X	X	Input	Input	Isolation
L	H	↑	↑	X	X	Input	Input	Store A and B data
X	H	↑	H or L	X	X	Input	Unspecified‡	Store A, hold B
H	H	↑	↑	X‡	X	Input	Output	Store A in both registers
L	X	H or L	↑	X	X	Unspecified‡	Input	Hold A, store B
L	L	↑	↑	X	X‡	Output	Input	Store B in both registers
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	H or L	X	H	Output	Input	Stored B data to A bus
H	H	X	X	L	X	Input	Output	Real-time A data to B bus
H	H	H or L	X	H	X	Input	Output	Stored A data to B bus
H	L	H or L	H or L	H	H	Output	Output	Stored A data to B bus and stored B data to A bus

† The data output functions may be enabled or disabled by a variety of level combinations at OEAB or OEBA. Data input functions are always enabled; i.e., data at the bus pins is stored on every low-to-high transition on the clock inputs.

‡ Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered in order to load both registers.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT16652, SN74LVT16652  
**3.3-V ABT 16-BIT BUS TRANSCEIVERS AND REGISTERS  
 WITH 3-STATE OUTPUTS**

SCBS150D - JULY 1994 - REVISED FEBRUARY 1996





Figure 1. Bus-Management Functions

**SN54LVT16652, SN74LVT16652  
3.3-V ABT 16-BIT BUS TRANSCEIVERS AND REGISTERS  
WITH 3-STATE OUTPUTS**



SCBS150D - JULY 1994 - REVISED FEBRUARY 1996

**logic symbol†**



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**logic diagram (positive logic)**



**PRODUCT PREVIEW**

## **SN54LVT16652, SN74LVT16652**

### **3.3-V ABT 16-BIT BUS TRANSCEIVERS AND REGISTERS**

## WITH 3-STATE OUTPUTS

SCBS150D – JULY 1994 – REVISED FEBRUARY 1996

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$	.....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1)	.....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1)	.....	-0.5 V to 7 V
Current into any output in the low state, $I_O$ : SN54LVT16652	.....	96 mA
	SN74LVT16652	128 mA
Current into any output in the high state, $I_O$ (see Note 2): SN54LVT16652	.....	48 mA
	SN74LVT16652	64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	.....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	.....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	.....	1 W
	DL package	1.4 W
Storage temperature range, $T_{STG}$	.....	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- This current flows only when the output is in the high state and  $V_O > V_{CC}$ .
  - The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

**recommended operating conditions (see Note 4)**

		SN54LVT16652		SN74LVT16652		UNIT	
		MIN	MAX	MIN	MAX		
V <sub>CC</sub>	Supply voltage	2.7	3.6	2.7	3.6	V	
V <sub>IH</sub>	High-level input voltage		2		2	V	
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V	
V <sub>I</sub>	Input voltage		5.5		5.5	V	
I <sub>OH</sub>	High-level output current		-24		-32	mA	
I <sub>OL</sub>	Low-level output current		48		64	mA	
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10	10	ns/V	
T <sub>A</sub>	Operating free-air temperature		-55	125	-40	85	°C

**NOTE 4:** Unused control inputs must be held high or low to prevent them from floating.

SN54LVT16652, SN74LVT16652  
**3.3-V ABT 16-BIT BUS TRANSCEIVERS AND REGISTERS**  
**WITH 3-STATE OUTPUTS**

SCBS150D - JULY 1994 - REVISED FEBRUARY 1996

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS			SN54LVT16652	SN74LVT16652			UNIT
	MIN	TYP†	MAX	MIN	TYP†	MAX		
V <sub>IK</sub>	V <sub>CC</sub> = 2.7 V, V <sub>CC</sub> = MIN to MAX‡, V <sub>CC</sub> = 2.7 V, V <sub>CC</sub> = 3 V	I <sub>I</sub> = -18 mA I <sub>OH</sub> = -100 µA I <sub>OH</sub> = -8 mA I <sub>OH</sub> = -24 mA I <sub>OH</sub> = -32 mA		-1.2		-1.2		V
V <sub>OH</sub>	V <sub>CC</sub> = 2.7 V, V <sub>CC</sub> = 3 V	V <sub>CC</sub> - 0.2		V <sub>CC</sub> - 0.2				V
		2.4		2.4				
		2				2		
V <sub>OL</sub>	V <sub>CC</sub> = 2.7 V V <sub>CC</sub> = 3 V	I <sub>OL</sub> = 100 µA		0.2		0.2		V
		I <sub>OL</sub> = 24 mA		0.5		0.5		
		I <sub>OL</sub> = 16 mA		0.4		0.4		
		I <sub>OL</sub> = 32 mA		0.5		0.5		
		I <sub>OL</sub> = 48 mA		0.55				
		I <sub>OL</sub> = 64 mA				0.55		
I <sub>I</sub>	V <sub>CC</sub> = 3.6 V, V <sub>CC</sub> = 0 or MAX‡, V <sub>CC</sub> = 3.6 V	V <sub>I</sub> = V <sub>CC</sub> or GND	Control inputs A or B ports§	±1		±1		µA
		V <sub>I</sub> = 5.5 V		10		10		
		V <sub>I</sub> = 5.5 V		20		20		
		V <sub>I</sub> = V <sub>CC</sub>		5		5		
		V <sub>I</sub> = 0		-10		-10		
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>CC</sub> = 3 V	V <sub>I</sub> or V <sub>O</sub> = 0 to 4.5 V				±100	µA	
I <sub>I(hold)</sub>	V <sub>CC</sub> = 3 V	V <sub>I</sub> = 0.8 V	A or B ports	75		75		µA
		V <sub>I</sub> = 2 V		-75		-75		
I <sub>OZH</sub>	V <sub>CC</sub> = 3.6 V, V <sub>CC</sub> = 0	V <sub>O</sub> = 3 V			1	1	µA	
I <sub>OZL</sub>	V <sub>CC</sub> = 3.6 V, V <sub>CC</sub> = 0	V <sub>O</sub> = 0.5 V			-1	-1	µA	
I <sub>CC</sub>	V <sub>CC</sub> = 3.6 V, V <sub>I</sub> = V <sub>CC</sub> or GND	I <sub>O</sub> = 0,	Outputs high Outputs low Outputs disabled	0.1		0.1		mA
				5		5		
				0.1		0.1		
ΔI <sub>CC</sub> ¶	V <sub>CC</sub> = 3 V to 3.6 V, Other inputs at V <sub>CC</sub> or GND	One input at V <sub>CC</sub> = 0.6 V, One input at V <sub>CC</sub> = 3.6 V		0.2		0.2	mA	
C <sub>i</sub>	V <sub>I</sub> = 3 V or 0			3.5		3.5	pF	
C <sub>o</sub>	V <sub>O</sub> = 3 V or 0			12		12	pF	

† All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at V<sub>CC</sub> or GND

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

