




SN54/74LS112A

DESCRIPTION — The SN54LS/74LS112A dual JK flip-flop features individual J, K, clock, and asynchronous set and clear inputs to each flip-flop. When the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum set-up and hold time are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.

**DUAL JK NEGATIVE
EDGE-TRIGGERED FLIP-FLOP
LOW POWER SCHOTTKY**


LOGIC SYMBOL



V_{CC} = Pin 16
GND = Pin 8

J Suffix — Case 620-09 (Ceramic)
N Suffix — Case 648-08 (Plastic)

**LOGIC DIAGRAM
(EACH FLIP-FLOP)**



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54, 74	0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74	0.35	0.5	V	
I _{IH}	Input HIGH Current	J, K Set, Clear Clock		20 60 80	μA	V _{CC} = MAX, V _{IN} = 2.7 V
		J, K Set, Clear Clock		0.1 0.3 0.4	mA	
		J, K Clear, Set, Clk		-0.4 -0.8	mA	
I _{IL}	Input LOW Current	J, K Clear, Set, Clk		-0.4 -0.8	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current		-20	-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current			6.0	mA	V _{CC} = MAX

SN54/74LS112A

MODE SELECT - TRUTH TABLE

OPERATING MODE	INPUTS				OUTPUTS	
	\overline{S}_D	\overline{C}_D	J	K	Q	\overline{Q}
Set	L	H	X	X	H	L
Reset (Clear)	H	L	X	X	L	H
*Undetermined	L	L	X	X	H	H
Toggle	H	H	h	h	\overline{q}	q
Load "0" (Reset)	H	H	l	h	L	H
Load "1" (Set)	H	H	h	l	H	L
Hold	H	H	l	l	q	\overline{q}

*Both outputs will be HIGH while both \overline{S}_D and \overline{C}_D are LOW, but the output states are unpredictable if \overline{S}_D and \overline{C}_D go HIGH simultaneously.

H,h = HIGH Voltage Level

L,l = LOW Voltage Level

X = Don't Care

l, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

AC CHARACTERISTICS: T_A = 25°C, V_{CC} = 5.0 V

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
f _{MAX}	Maximum Clock Frequency	30	45		MHz	V _{CC} = 5.0 V C _L = 15 pF
t _{PLH}	Propagation Delay, Clock		15	20	ns	
t _{PHL}	Clear, Set to Output		15	20	ns	

AC SETUP REQUIREMENTS: T_A = 25°C, V_{CC} = 5.0 V

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _w	Clock Pulse Width High	20			ns	V _{CC} = 5.0 V
t _w	Clear, Set Pulse Width	25			ns	
t _s	Setup Time	20			ns	
t _h	Hold Time	0			ns	