

54ACT11373, 74ACT11373  
**OCTAL D-TYPE TRANSPARENT LATCHES  
 WITH 3-STATE OUTPUTS**

SCAS015A - D2957, JUNE 1987 - REVISED APRIL 1993

- Eight Latches in a Single Package
- 3-State Bus-Driving True Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- Inputs Are TTL-Voltage Compatible
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V<sub>CC</sub> and GND Configurations Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline Packages, Plastic Shrink Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

#### **description**

These 8-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight latches of the 'ACT11373 are transparent D-type latches. While the enable (C) is high the Q outputs will follow the data (D) inputs. When the enable is taken low, the Q outputs will be latched at the levels that were set up at the D inputs.

A buffered output-control input ( $\overline{OC}$ ) can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance third state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pullup components.


The output control  $\overline{OC}$  does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are off.

The 54ACT11373 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT11373 is characterized for operation from -40°C to 85°C.

54ACT11373... JT PACKAGE  
 74ACT11373... DB, DW OR NT PACKAGE  
 (TOP VIEW)



54ACT11373... FK PACKAGE  
 (TOP VIEW)



NC – No internal connection

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1993, Texas Instruments Incorporated


# 54ACT11373, 74ACT11373 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SCAS015A - D2957, JUNE 1987 - REVISED APRIL 1993

FUNCTION TABLE  
(each latch)

INPUTS			OUTPUT
$\bar{OC}$	ENABLE C	D	Q
L	H	H	H
L	H	L	L
L	L	X	$Q_O$
H	X	X	Z


logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the DW, JT, and NT packages.

logic diagram (positive logic)



Pin numbers shown are for the DW, JT, and NT packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, $V_{CC}$ .....	- 0.5 V to 6 V
Input voltage range, $V_I$ (see Note 1) .....	- 0.5 V to $V_{CC} + 0.5$ V
Output voltage range, $V_O$ (see Note 1) .....	- 0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND .....	$\pm 200$ mA
Storage temperature range .....	- 65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

**54ACT11373, 74ACT11373**  
**OCTAL D-TYPE TRANSPARENT LATCHES**  
**WITH 3-STATE OUTPUTS**

SCAS015A-D2957, JUNE 1987 - REVISED APRIL 1993

**recommended operating conditions**

		54ACT11373		74ACT11373		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage		2		2	V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-24		-24	mA
I <sub>OL</sub>	Low-level output current		24		24	mA
Δt/Δv	Input transition rise or fall rate	0	10	0	10	ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54ACT11373	74ACT11373	UNIT
			MIN	TYP	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	4.5 V	4.4			4.4	4.4	V
		5.5 V	5.4			5.4	5.4	
	I <sub>OH</sub> = -24 mA	4.5 V	3.94			3.7	3.8	
		5.5 V	4.94			4.7	4.8	
	I <sub>OH</sub> = -50 mA†	5.5 V				3.85		
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	4.5 V		0.1		0.1	0.1	V
		5.5 V		0.1		0.1	0.1	
	I <sub>OL</sub> = 24 mA	4.5 V		0.36		0.5	0.44	
		5.5 V		0.36		0.5	0.44	
	I <sub>OL</sub> = 50 mA†	5.5 V				1.65		
I <sub>OZ</sub>	I <sub>OL</sub> = 75 mA†	5.5 V					1.65	V
		5.5 V						
	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V		± 0.5		± 10	± 5	μA
	I <sub>I</sub> V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		± 0.1		± 1	± 1	
	I <sub>CC</sub> V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		8		160	80	
ΔI <sub>CC</sub> ‡	One input at 3.4 V, Other inputs at GND or V <sub>CC</sub>	5.5 V		0.9		1	1	mA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4				pF
C <sub>O</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		10				pF

† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

‡ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)**

		T <sub>A</sub> = 25°C		54ACT11373	74ACT11373	UNIT
		MIN	MAX	MIN	MAX	
t <sub>w</sub>	Pulse duration, enable C high	5	6	5		ns
t <sub>su</sub>	Setup time, data before enable C	3.5		3.5	3.5	ns
t <sub>h</sub>	Hold time, data after enable C ↓	3.5		3.5	3.5	ns

**54ACT11373, 74ACT11373  
OCTAL D-TYPE TRANSPARENT LATCHES  
WITH 3-STATE OUTPUTS**

SCAS015A-D2957, JUNE 1987 - REVISED APRIL 1993

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			54ACT11373		74ACT11373		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	D	Q	1.5	7.5	10.3	1.5	12.7	1.5	11.8	ns
$t_{PHL}$			1.5	6.5	9.3	1.5	10.6	1.5	10	
$t_{PLH}$	C	Any Q	1.5	8.5	11.3	1.5	14.1	1.5	13	ns
$t_{PHL}$			1.5	8.5	10.9	1.5	13	1.5	12.2	
$t_{PZH}$	$\overline{\text{OC}}$	Any Q	1.5	7	10.7	1.5	13.6	1.5	12.5	ns
$t_{PZL}$			1.5	7.5	10.9	1.5	12.9	1.5	12	
$t_{PHZ}$	$\overline{\text{OC}}$	Any Q	1.5	10	12.1	1.5	12.7	1.5	12.2	ns
$t_{PLZ}$			1.5	7.5	9.5	1.5	10.5	1.5	10.1	


operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER			TEST CONDITIONS			TYP	UNIT
$C_{pd}$	Power dissipation capacitance per latch	Outputs enabled	$C_L = 50 \text{ pF}$	$f = 1 \text{ MHz}$		65	pF
		Outputs disabled				54	

**54ACT11373, 74ACT11373**  
**OCTAL D-TYPE TRANSPARENT LATCHES**  
**WITH 3-STATE OUTPUTS**





SCAS015A - D2957, JUNE 1987 - REVISED APRIL 1993

**PARAMETER MEASUREMENT INFORMATION**



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	2 $\times$ VCC
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

LOAD CIRCUIT



NOTES: A.  $C_L$  includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .

C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.  
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

D. The outputs are measured one at a time with one input transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**

