

# Brief Data Sheet

Rev.1.41/ April 2013

# **ZSPM1000**

True Digital PWM Controller (Single-Phase, Single-Rail)



# **Smart Power Management ICs**

**Power and Precision**

True Digital PWM Controller (Single-Phase, Single-Rail)





#### **Brief Description**

The ZSPM1000 is a configurable true-digital singlephase PWM controller for high-current, non-isolated DC/DC supplies. It operates as a synchronous stepdown converter in a single-rail and single-phase configuration.

The ZSPM1000 integrates a digital control loop, optimized for maximum flexibility and stability, as well as load step and steady-state performance. In addition, a rich set of protection and monitoring functions is provided. On-chip, non-volatile memory (NVM) and an  $I^2C^{\pi\pi}$  interface facilitate configuration.

The PC-based ZMDI's Pink Power Designer™ provides a user-friendly and easy-to-use interface to the device for communication and configuration. It can guide the user through the design of the digital compensator and offers intuitive configuration methods for additional features, such as protection and sequencing.

#### **Features**

- Programmable digital control loop
- Advanced digital control techniques
	- Tru-sample Technology™
	- State-Law Control™ (SLC)
	- Sub-cycle Response™ (SCR)
- Improved transient response and noise immunity
- Protection features
	- Over-current protection
	- Over-voltage protection (VIN, VOUT)
	- Under-voltage protection (VIN, VOUT)
	- Overloaded startup
	- Restart and delay
- Support for SMOD and ZCD drivers
- Fuse-based NVM for improved reliability
- Operation from a single 5V or 3.3V supply
- Optional PMBus™ address selection without external resistors

#### **Benefits**

- Fast configurability and design flexibility
- Simplified design and integration
- Reduced component count through system level integration
- Simplified monitoring for system power and thermal management
- Higher energy efficiency across all output loading conditions

#### **Available Support**

- Evaluation Kit
- PC-based Pink Power Designer™

#### **Physical Characteristics**

- Operation temperature: -40°C to +125°C\*\*
- $V_{OUT}$  max: 5V
- Lead free (RoHS compliant) 24-pin QFN package (4 mm x 4 mm)

### **ZSPM1000 Typical Application Diagram**



*For more information, contact ZMDI via SPM@zmdi.com.*

l \* I<sup>2</sup>C™ is a registered trademark of NXP.

<sup>\*\*</sup> Subject to product type.

**<sup>© 2013</sup> Zentrum Mikroelektronik Dresden AG — Rev. 1.41— April 24, 2013.** All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner. The information furnished in this publication is subject to changes without notice.

True Digital PWM Controller (Single-Phase, Single-Rail)





#### **ZSPM1000 Block Diagram**



Current Sensing

#### **Ordering Information** *(See additional options in section [7](#page-23-0) of the ZSPM1000 Data Sheet.)*





#### **© 2013 Zentrum Mikroelektronik Dresden AG — Rev. 1.41— April 24, 2013.**

All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

True Digital PWM Controller (Single-Phase, Single-Rail)





### **Contents**





True Digital PWM Controller (Single-Phase, Single-Rail)







### <span id="page-4-0"></span>**List of Figures**



#### <span id="page-4-1"></span>**List of Tables**



True Digital PWM Controller (Single-Phase, Single-Rail)





### <span id="page-5-0"></span>**1 IC Characteristics**

#### <span id="page-5-1"></span>**1.1. Absolute Maximum Ratings**



#### <span id="page-5-2"></span>**1.2. Recommended Operating Conditions**





True Digital PWM Controller (Single-Phase, Single-Rail)





#### <span id="page-6-0"></span>**1.3. Electrical Parameters**



Brief Data Sheet April 24, 2013 **© 2013 Zentrum Mikroelektronik Dresden AG — Rev. 1.41** All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without the<br>prior written consent of the copyright owner. The information furnished in this publication

True Digital PWM Controller (Single-Phase, Single-Rail)





Brief Data Sheet April 24, 2013 **© 2013 Zentrum Mikroelektronik Dresden AG — Rev. 1.41** All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without the<br>prior written consent of the copyright owner. The information furnished in this publication

True Digital PWM Controller (Single-Phase, Single-Rail)











### <span id="page-9-0"></span>**2 Product Summary**

#### <span id="page-9-1"></span>**2.1. Overview**

The ZSPM1000 is a configurable true-digital single-phase PWM controller for high-current, non-isolated DC/DC supplies supporting switching frequencies up to 1MHz. It offers a PMBus™ configurable digital power control loop incorporating output voltage sensing and average inductor current sensing, bundled with extensive fault monitoring and handling options.

Several different functional units are incorporated in the device. A dedicated digital control loop is used to provide fast loop response and optimal output voltage regulation. This includes output voltage sensing, average inductor current sensing, a digital control law, and a digital pulse-width modulator (DPWM). In parallel, a dedicated, configurable error handler allows fast and flexible detection of error signals and their appropriate handling. A housekeeping analog-to-digital converter (HKADC) ensures the reliable and efficient measurement of environmental signals such as input voltage and temperature. An application-specific, low-energy microcontroller is used to control the overall system. Among other things, it manages configuration of the various logic units and handles the PMBus™ communication protocol. A PMBus™/SMBus/I²C™ interface is incorporated to connect with the outside world, supported by control and power-good signals.



<span id="page-9-2"></span>





A high-reliability, high-temperature one-time programmable memory (OTP) is used to store configuration parameters. All required bias and reference voltages are internally derived from the external supply voltage.

<span id="page-10-0"></span>



True Digital PWM Controller (Single-Phase, Single-Rail)





#### <span id="page-11-0"></span>**2.2. Pin Description**



# ZSPM1000 True Digital PWM Controller (Single-Phase, Single-Rail)





#### <span id="page-12-0"></span>**2.3. Typical Application Circuit**

<span id="page-12-1"></span>







#### <span id="page-13-0"></span>**2.4. Available Packages**

The ZSPM1000 is available in a 24-pin QFN package. The pin-out is shown in [Figure 2.4.](#page-13-1) The mechanical drawing of the package can be found in [Figure 6.1.](#page-22-1)

#### <span id="page-13-1"></span>*Figure 2.4 Pin-Out QFN24 Package*







### <span id="page-14-0"></span>**3 Functional Description**

#### <span id="page-14-1"></span>**3.1. Power Supply Circuitry, Reference Decoupling, and Grounding**

The ZSPM1000 incorporates several internal power regulators in order to derive all required supply and bias voltages from a single external supply voltage. This supply voltage can be either 5 V or 3.3 V depending on whether the internal 3.3 V regulator should be used. If the internal 3.3 V regulator is not used, 3.3 V must be supplied to the 3.3 and 5 V supply pins. Decoupling capacitors are required at the VDD33, VDD18, and AVDD18 pins (1.0 µF minimum; 4.7 µF recommended). If the 5.0 V supply voltage is used, i.e. the internal 3.3 V regulator is used, a small load current can be drawn from the VDD33 pin. For example, this can be used to supply pull-up resistors.

The reference voltages required for the analog-to-digital converters are generated within the ZSPM1000. External decoupling must be provided between the VREFP and ADCVREF pins. Therefore, a 4.7 µF capacitor is required at the VREFP pin and a 100 nF capacitor is required at the ADCVREF pin. The two pins should be connected with approximately 50  $Ω$  resistance in order to provide sufficient decoupling between the pins.

Three different ground connections are available on the outside of the package. These should be connected together to a single ground tie. A differentiation between analog and digital ground is not required.

#### <span id="page-14-2"></span>**3.2. Reset/Start-up Behavior**

The ZSPM1000 employs an internal power-on-reset (POR) circuit to ensure proper start up and shut down with a changing supply voltage. Once the supply voltage increases above the POR threshold voltage, the ZSPM1000 begins the internal start-up process. Upon its completion, the device is ready for operation.

#### <span id="page-14-3"></span>**3.3. Digital Power Control**

#### <span id="page-14-4"></span>**3.3.1. Overview**

The digital power control loop consists of the integral parts required for the control functionality of the ZSPM1000. A high-speed analog front-end is used to digitize the output voltage. A digital control core uses the acquired information to provide duty-cycle information to the PWM, which controls the drive signals to the power stage.

#### <span id="page-14-5"></span>**3.3.2. Switching Frequency**

The ZSPM1000 supports the switching frequencies listed in [Table 3.1.](#page-14-6)



#### <span id="page-14-6"></span>*Table 3.1 Supported Switching Frequencies*





#### <span id="page-15-0"></span>**3.3.3. Output Voltage Feedback**

The voltage feedback signal is sampled with a high-speed analog front-end. The feedback voltage is differentially measured and subtracted from the voltage reference provided by a reference digital-to-analog converter (DAC) using an error amplifier. A flash ADC is then used to convert the voltage into its digital equivalent. This is followed by internal digital filtering to improve the system's noise rejection.

Although the reference DAC generates a voltage up to 1.44 V, keeping the voltage on the feedback pin (VFBP) around 1.20 V is recommended to guarantee sufficient head room. If a larger output voltage is required, an external feedback divider is required.

#### <span id="page-15-1"></span>**3.3.4. Digital Compensator**

*Important: Section [3.3.4](#page-15-1) is confidential and requires a non-disclosure agreement (NDA) with ZMDI.*

#### <span id="page-15-2"></span>**3.3.5. Power Sequencing and the CONTROL Pin**

The ZSPM1000 supports power sequencing features such as programmable ramp up/down and delays. The typical sequence of events is shown in [Figure 3.1](#page-15-4) and follows the PMBus™ standard. The individual values can be configured using the appropriate configuration setting. Three different configuration options are supported to turn the device on. The device can be configured to turn on immediately after POR, on an OPERATION\_ON command, or on an edge on the CONTROL pin.



#### <span id="page-15-4"></span>*Figure 3.1 Power Sequencing*

#### <span id="page-15-3"></span>**3.3.6. Pre-biased Start-up and Soft Stop**

Dedicated pre-biased start-up logic ensures proper start-up of the power converter when the output capacitors are pre-charged to a non-zero output voltage. Closed-loop stability is ensured during this phase.

The ZSPM1000 also supports pre-biased off; i.e., the output voltage is not ramped down to zero and instead remains at a predefined level (V<sub>OFF nom</sub>). This value can be configured via the Pink Power Designer™ graphical user interface (GUI). After receiving the shutdown command via PMBus™ or the CONTROL pin, the ZSPM1000 ramps down the value to the predefined value. Once the value is reached, PWM and LSE will be turned off in order to put the output driver into tri-state mode.

Brief Data Sheet April 24, 2013 **© 2013 Zentrum Mikroelektronik Dresden AG — Rev. 1.41** All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner. The information furnished in this publication is subject to changes without notice. 16 of 25 ZSPM1000 True Digital PWM Controller (Single-Phase, Single-Rail)







<span id="page-16-3"></span>*Figure 3.2 Power Sequencing with Non-zero Off Voltage*

#### <span id="page-16-0"></span>**3.3.7. Current Sensing**

*Important: Section [3.3.7](#page-16-0) is confidential and requires a non-disclosure agreement (NDA) with ZMDI.*

#### <span id="page-16-1"></span>**3.3.8. Temperature Measurement**

The ZSPM1000 features two independent temperature measurement units. While the internal temperature sensing measures the temperatures inside the ZSPM1000, the external temperature sense element should be placed close to the inductor to measure its temperature. A PN-junction is used as an external temperature sense element. Small-signal transistors, such the 3904, are widely used for this application. The configuration of the sensitivity and the offset is required in the Pink Power Designer™. A temperature calibration is highly recommended.

#### <span id="page-16-2"></span>**3.4. Fault Monitoring and Response Generation**

The ZSPM1000 monitors various signals during operation. Depending on the selected configuration, it can respond to events generated by these signals. A wide range of options is configurable via the Pink Power Designer™. Typical monitoring within the ZSPM1000 is a three step process. First, an event is generated by a configurable set of thresholds. This event is then digitally filtered before the ZSPM1000 reacts with a configurable response. For most monitored signals, a warning and a fault threshold can be configured. A warning typically sets a status flag, but does not trigger a response, whereas a fault also generates a response.

Each warning and fault event can be individually enabled. The assertion of the SMBALERT signal can also be configured to individual needs. An overview of the options and configuration is given in [Table 3.2.](#page-17-1)

True Digital PWM Controller (Single-Phase, Single-Rail)





#### <span id="page-17-1"></span>*Table 3.2 Fault Configuration Overview*



The ZSPM1000 supports different response types depending on the fault detected. An "Off" response ramps the output voltage down using the falling-edge sequencer settings. The final state of the output signals depends on the value selected for  $V_{\text{OF-nom}}$ . The "low-impedance" response turns off the top MOSFET and enables the low-side MOSFET; i.e., PWM=0 and LSE=1.

For each fault response, a delay and a retry setting can be configured. If the delay value is set to non-zero, the ZSPM1000 will not respond to a fault immediately. Instead it will delay the response by the configured value and then reassess the signal. If the fault is still present, the appropriate response will be triggered. If the fault is no longer present, the previous detection will be disregarded. The retry setting configures the number of restarts of the power converter after a fault event. This number can be between zero and seven, where a setting of seven represents an infinite retry operation. In analog controllers, this feature is also known as "hiccup mode."

#### <span id="page-17-0"></span>**3.4.1. Output Over/Under-Voltage**

To prevent damage to the load, the ZSPM1000 utilizes an output over-voltage protection circuit. The voltage at VFBP is continuously compared with a configurable threshold using a high-speed analog comparator. If the voltage exceeds the configured threshold, the fault response is generated and the PWM outputs are turned off. The voltage fault level is generated by a 6-bit DAC with a reference voltage of 1.60 V resulting in 25 mV resolution.

Additionally, the output voltage is sampled using the HKADC and continuously compared with an output overvoltage warning threshold. If the output voltage exceeds this threshold, a warning is generated and the preconfigured actions are triggered. The ZSPM1000 also monitors the output voltage with two lower thresholds. If the output voltage is below the under-voltage warning level and above the under-voltage fault level, an output voltage under-voltage warning is triggered. If the output voltage falls below the fault level, a fault event is generated.







#### <span id="page-18-0"></span>**3.4.2. Output Current Protection and Limiting**

The ZSPM1000 continuously monitors the average inductor current and utilizes this information to protect the power supply against excessive output current. Two different types of protection are configurable independently.

Output current limiting to a configured value is supported by reducing the output voltage. Additionally, the maximum output current warning and fault threshold can be used to shut down the ZSPM1000. Both features can be enabled independently. If the over-current fault threshold is chosen below the limiting threshold, the ZSPM1000 will shut down without going into current limiting mode.

#### <span id="page-18-1"></span>**3.4.3. Over-Temperature Protection**

The ZSPM1000 monitors internal and external temperature. For each, a warning and a fault level can be configured and an appropriate response can be enabled.

#### <span id="page-18-2"></span>**3.5. Pin Configuration**

The ZSPM1000 offers a flexible configuration scheme for its digital output pins. This enables using the LSE pin (low-side FET control signal) and GPIO pins (general purpose input/output) with different functions depending on the application requirements. The configuration options are listed in [Table 3.3.](#page-18-4)



#### <span id="page-18-4"></span>*Table 3.3 Pin Configuration Overview*

In LSE mode, the LSE pin is used as an SMOD signal to actively modulate the low-side FET of the power stage. Alternatively, it can be used as a control signal in order to enable/disable the driver. This signal is deasserted prior to the first switching on the PWM pin and asserted shortly after the last switching event. If the pin is not used in the application, a hardwire option can be used to set the pin to a defined level.

While the GPIO pin supports the driver disable feature, it can also be used as a thermal shutdown input. If the pin is asserted by an external source, e.g., the thermal shutdown flag of a DrMOS, the controller flags an external over-temperature fault and reacts accordingly.

Note that if the GPIO pin is configured as the driver disable, the LSE pin must be configured with the LSE feature.

#### <span id="page-18-3"></span>**3.6. Configuration**

*Important: Section [3.6](#page-18-3) is confidential and requires a non-disclosure agreement (NDA) with ZMDI.*

True Digital PWM Controller (Single-Phase, Single-Rail)





### <span id="page-19-0"></span>**4 PMBus™ Functionality**

#### <span id="page-19-1"></span>**4.1. Introduction**

The ZSPM1000 supports the PMBus™ protocol to enable the use of configuration, monitoring, and fault management during run-time.

The PMBus™ host controller is connected to the ZSPM1000 via the PMBus™ pins. A dedicated SMBALERT pin is provided to notify the host that new status information is present.

The ZSPM1000 supports packet error correction (PEC) according to the PMBus™ specification.

#### <span id="page-19-2"></span>**4.2. Timing and Bus Specification**

<span id="page-19-3"></span>



<span id="page-19-4"></span>*Table 4.1 PMBus™ Timing Specification*





$$
\left[\begin{array}{c}\begin{matrix}\mathbf{H} \\ \mathbf{H} \end{matrix} \\ \mathbf{H} \end{array}\right]
$$

#### <span id="page-20-0"></span>**4.3. Address Selection via External Resistors**

PMBus™ uses a 7-bit device address to identify different devices connected to the bus. This address can be selected via external resistors connected to the ADDRx pins.

The resistor values are sensed using the internal ADC during the initialization phase and the appropriate PMBus™ address is selected. Note that the respective circuitry is only active during the initialization phase; hence no DC voltage can be measured at the pins. The supported PMBus™ addresses and the values of the respective required resistors are listed in [Table 4.2.](#page-20-1)

<b>Address</b> (Hex)	ADDR1 Ω	ADDR0 Ω	<b>Address</b> (Hex)	ADDR1 Ω	ADDR0 Ω	<b>Address</b> (Hex)	ADDR1 Ω	ADDR0 Ω	<b>Address</b> (Hex)	ADDR1 Ω	ADDR0 Ω
$\pmb{0}$	$\mathbf 0$	$\mathbf 0$	32	1.2k	$\mathbf 0$	64	2.7k	$\mathbf 0$	96	4.7 k	0
$1^*$	$\mathbf 0$	680	33	1.2k	680	65	2.7 k	680	$97*$	4.7 k	680
$2^*$	0	1.2k	34	1.2k	1.2k	66	2.7k	1.2 <sub>k</sub>	98	4.7 k	1.2k
$3^*$	0	1.8k	35	1.2k	1.8k	67	2.7k	1.8 <sub>k</sub>	99	4.7 k	1.8 <sub>k</sub>
$4^*$	$\mathbf 0$	2.7k	36	1.2k	2.7k	68	2.7k	2.7k	100	4.7 k	2.7k
$5*$	0	3.9k	37	1.2k	3.9k	69	2.7k	3.9k	101	4.7 k	3.9k
$6^\ast$	$\mathbf 0$	4.7 k	38	1.2k	4.7 k	70	2.7k	4.7 k	102	4.7 k	4.7 k
$7^*$	$\mathbf 0$	5.6k	39	1.2k	5.6k	71	2.7k	5.6k	103	4.7 k	5.6k
$8*$	0	6.8k	40*	1.2k	6.8 k	72	2.7k	6.8 k	104	4.7 k	6.8k
9	0	8.2k	41	1.2k	8.2k	73	2.7k	8.2 <sub>k</sub>	105	4.7 k	8.2 <sub>k</sub>
10	0	10k	42	1.2k	10k	74	2.7 k	10 <sub>k</sub>	106	4.7 k	10 <sub>k</sub>
11	0	12k	43	1.2 <sub>k</sub>	12k	75	2.7 k	12k	107	4.7 k	12 k
$12*$	0	15k	44	1.2k	15k	76	2.7k	15 k	108	4.7 k	15 k
13	0	18 k	45	1.2k	18 k	77	2.7k	18 k	109	4.7 k	18 k
14	$\Omega$	22 k	46	1.2k	22 k	78	2.7k	22 k	110	4.7 k	22 k
15	$\mathbf 0$	27 k	47	1.2k	27 k	79	2.7k	27 k	111	4.7 k	27 k
16	680	0	48	1.8k	0	80	3.9k	0	112	5.6k	0
17	680	680	49	1.8 <sub>k</sub>	680	81	3.9k	680	113	5.6k	680
18	680	1.2k	50	1.8k	1.2k	82	3.9k	1.2 <sub>k</sub>	114	5.6k	1.2k
19	680	1.8k	51	1.8k	1.8k	83	3.9k	1.8 <sub>k</sub>	115	5.6k	1.8 <sub>k</sub>
20	680	2.7k	52	1.8k	2.7k	84	3.9k	2.7k	116	5.6k	2.7k
21	680	3.9k	53	1.8k	3.9k	85	3.9k	3.9k	117	5.6k	3.9k
22	680	4.7 k	54	1.8k	4.7 k	86	3.9k	4.7 k	118	5.6k	4.7 k
23	680	5.6k	$55^{\ast}$	1.8k	5.6k	87	3.9k	5.6k	119	5.6k	5.6k
24	680	6.8 k	56	1.8k	6.8 k	88	3.9k	6.8k	120*	5.6k	6.8 k
25	680	8.2 <sub>k</sub>	57	1.8k	8.2k	89	3.9k	8.2 <sub>k</sub>	$121*$	5.6k	8.2 <sub>k</sub>
26	680	10k	58	1.8k	10k	90	3.9k	10k	$122*$	5.6k	10 k
27	680	12k	59	1.8k	12k	91	3.9k	12k	$123*$	5.6k	12k
28	680	15k	60	1.8k	15k	92	3.9k	15 k	$124*$	5.6k	15 k
29	680	18 k	61	1.8k	18 k	93	3.9k	18 k	$125*$	5.6k	18 k
30	680	22 k	62	1.8k	22 k	94	3.9k	22 k	126*	5.6k	22 k
31	680	27 k	63	1.8k	27 k	95	3.9k	27 k	$127*$	5.6k	27 k

<span id="page-20-1"></span>*Table 4.2 Supported Resistor Values for PMBus™ Address Selection*

Note: \* These addresses are reserved by the SMBus specification.





If only four devices are used in a system, their respective addresses can alternatively be configured without resistors by connecting the pins to GND or AVDD18 pin. The PMBus™ addresses selectable in this fashion are listed in [Table 4.3.](#page-21-7)

<b>Address</b>	ADDR1	ADDR <sub>0</sub>		
15	<b>GND</b>	AVDD <sub>18</sub>		
48	AVDD <sub>18</sub>	<b>GND</b>		
63	AVDD <sub>18</sub>	AVDD <sub>18</sub>		
64	<b>GND</b>	<b>GND</b>		

<span id="page-21-7"></span>*Table 4.3 PMBus™ Address Selection without Resistors*

#### <span id="page-21-0"></span>**4.4. Configuration**

*Important: Section [4.4](#page-21-0) is confidential and requires a non-disclosure agreement (NDA) with ZMDI.*

#### <span id="page-21-1"></span>**4.5. Monitoring**

The ZSPM1000 has a dedicated set of PMBus™ registers to enable advanced power management using extensive monitoring features. Different warning and error flags can be read by the PMBus™ master to ensure proper operation of the power converter or monitor the converters over its life time.

*Important: The subsequent table in this section is confidential and requires a non-disclosure agreement (NDA) with ZMDI.*

#### <span id="page-21-2"></span>**4.6. Miscellaneous**

*Important: Section [4.6](#page-21-2) is confidential and requires a non-disclosure agreement (NDA) with ZMDI.*

#### <span id="page-21-3"></span>**4.7. Detailed Description of the Supported PMBus™ Commands**

<span id="page-21-4"></span>*Important: Section [4.7](#page-21-3) is confidential and requires a non-disclosure agreement (NDA) with ZMDI.*

#### **5 External Component Selection**

#### <span id="page-21-5"></span>**5.1. Output Voltage Feedback Components**

*Important: Section [5.1](#page-21-5) is confidential and requires a non-disclosure agreement (NDA) with ZMDI.*

#### <span id="page-21-6"></span>**5.2. DCR Current Sensing Components**

*Important: Sections [5.2](#page-21-6) and 5.3 are confidential and require a non-disclosure agreement (NDA) with ZMDI.*





### <span id="page-22-0"></span>**6 Mechanical Specifications**

Based on JEDEC MO-220. All dimensions are in millimeters.

#### <span id="page-22-1"></span>*Figure 6.1 Package Drawing*





**© 2013 Zentrum Mikroelektronik Dresden AG — Rev. 1.41** All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without the<br>prior written consent of the copyright owner. The information furnished in this publication





# <span id="page-23-0"></span>**7 Ordering Information**



### <span id="page-23-1"></span>**8 Related Documents**

Note: *X\_xy* refers to the current revision of the document.



Visit ZMDI's website [www.zmdi.com](http://www.zmdi.com/) or contact your nearest sales office for the latest version of these documents.

### <span id="page-23-2"></span>**9 Glossary**



l † Power-One® is a trademark of Power-One, Inc.

‡ Power-One® is a trademark of Power-One, Inc.



True Digital PWM Controller (Single-Phase, Single-Rail)







# <span id="page-24-0"></span>**10 Document Revision History**



