

**TYPES SN54LS373, SN54LS374, SN54S373, SN54S374,
SN74LS373, SN74LS374, SN74S373, SN74S374
OCTAL D-TYPE TRANSPARENT LATCHES AND
EDGE-TRIGGERED FLIP-FLOPS**

BULLETIN NO. DLG 7712350, OCTOBER 1976—REVISED AUGUST 1977

- Choice of 8 Latches or 8 D-Type Flip-Flops In a Single Package
- 3-State Bus-Driving Outputs
- Full Parallel-Access for Loading
- Buffered Control Inputs
- Clock/Enable Input Has Hysteresis to Improve Noise Rejection
- P-N-P Inputs Reduce D-C Loading on Data Lines ('S373 and 'S374)
- SN54LS363 and SN74LS364 Are Similar But Have Higher V_{OH} For MOS Interface

'LS373, 'S373
FUNCTION TABLE


OUTPUT CONTROL	ENABLE G	D	OUTPUT
L	H	H	H
L	H	L	L
L	L	X	Q_0
H	X	X	Z

'LS374, 'S374
FUNCTION TABLE

OUTPUT CONTROL	CLOCK	D	OUTPUT
L	↑	H	H
L	↑	L	L
L	L	X	Q_0
H	X	X	Z


See explanation of function tables on page 3-8.

SN54LS373, SN54S373 . . . J PACKAGE
SN74LS373, SN74S373 . . . J OR N PACKAGE
(TOP VIEW)



logic: see function table

SN54LS374, SN54S374 . . . J PACKAGE
SN74LS374, SN74S374 . . . J OR N PACKAGE
(TOP VIEW)



logic: see function table

description

These 8-bit registers feature totem-pole three-state outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance third state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the 'LS373 and 'S373 are transparent D-type latches meaning that while the enable (G) is high the Q outputs will follow the data (D) inputs. When the enable is taken low the output will be latched at the level of the data that was setup.

**TYPES SN54LS373, SN54LS374, SN54S373, SN54S374,
SN74LS373, SN74LS374, SN74S373, SN74S374
OCTAL D-TYPE TRANSPARENT LATCHES AND
EDGE-TRIGGERED FLIP-FLOPS**


description (continued)

The eight flip-flops of the 'LS374 and 'S374 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the logic states that were setup at the D inputs.


Schmitt-trigger buffered inputs at the enable/clock lines simplify system design as ac and dc noise rejection is improved by typically 400 mV due to the input hysteresis. A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the latches or flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are off.

'LS373, 'S373
TRANSPARENT LATCHES




'LS374, 'S374
POSITIVE-EDGE-TRIGGERED FLIP-FLOPS




**TYPES SN54LS373, SN54LS374, SN74LS373, SN74LS374
OCTAL D-TYPE TRANSPARENT LATCHES AND
EDGE-TRIGGERED FLIP-FLOPS**

schematic of inputs and outputs

19373



'LS374



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SN54LS*			SN74LS*			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output voltage, V _{OH}				5.5		5.5	V
High-level output current, I _{OH}				-1		-2.6	mA
Width of clock/enable pulse, t _W	High	15		15			ns
	Low	15		15			
Data setup time, t _{SU}	'LS373	0↓		0↓			ns
	'LS374	20↑		20↑			
Data hold time, t _H	'LS373	10↓		10↓			ns
	'LS374	0↑		0↑			
Operating free-air temperature, T _A	-55		125	0		70	°C

↑↓ The arrow indicates the transition of the clock/enable input used for reference: ↑ for the low-to-high transition, ↓ for the high-to-low transition.

TYPES SN54LS373, SN54LS374, SN74LS373, SN74LS374

OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

REVISED AUGUST 1977

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS [†]	SN54LS [*]			SN74LS [*]			UNIT
		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
V _{IH}	High-level input voltage			2		2		V
V _{IL}	Low-level input voltage			0.7		0.8		V
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _I = -18 mA			-1.5		-1.5	V
V _{DH}	High-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = V _{IL} max, I _{OH} = MAX		2.4 3.4	2.4 3.1			V
V _{OL}	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = V _{IL} max	I _{OL} = 12 mA I _{OL} = 24 mA	0.25 0.4	0.25 0.4	0.35 0.5		V
I _{OZH}	Off-state output current, high-level voltage applied	V _{CC} = MAX, V _{IH} = 2 V, V _O = 2.7 V			20		20	μA
I _{OZL}	Off-state output current, low-level voltage applied	V _{CC} = MAX, V _{IH} = 2 V, V _O = 0.4 V			-20		-20	μA
I _I	Input current at maximum input voltage	V _{CC} = MAX, V _I = 7 V			0.1		0.1	mA
I _{IIH}	High-level input current	V _{CC} = MAX, V _I = 2.7 V			20		20	μA
I _{IL}	Low-level input current	V _{CC} = MAX, V _I = 0.4 V			-0.4		-0.4	mA
I _{OS}	Short-circuit output current [§]	V _{CC} = MAX		-30	-130	-30	-130	mA
I _{CC}	Supply current	V _{CC} = MAX, Output control at 4.5 V	'LS373 'LS374	24 40	24 40	27 40	27 40	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§]Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'LS373		'LS374		UNIT	
				MIN	TYP	MAX	MIN		
f _{max}						35 50		MHz	
t _{PLH}	Data	Any Q	C _L = 45 pF, R _L = 667 Ω, See Notes 2 and 3	12	18				
t _{PHL}				12	18			ns	
t _{PLH}	Clock or enable	Any Q		20	30	15 28			
t _{PHL}				18	30	19 28		ns	
t _{PZH}	Output Control	Any Q		15	28	20 28			
t _{PZL}				25	36	21 28		ns	
t _{PHZ}	Output Control	Any Q	C _L = 5 pF, R _L = 667 Ω, See Note 3	12	20	12 20			
t _{PZL}				15	25	14 25		ns	

NOTES: 2. Maximum clock frequency is tested with all outputs loaded.

3. See load circuits and waveforms on page 3-11.

f_{max} ≡ maximum clock frequency.

t_{PLH} ≡ propagation delay time, low-to-high-level output

t_{PHL} ≡ propagation delay time, high-to-low-level output

t_{PZH} ≡ output enable time to high level


t_{PZL} ≡ output enable time to low level

t_{PHZ} ≡ output disable time from high level

t_{PZL} ≡ output disable time from low level

**TYPES SN54S373, SN54S374, SN74S373, SN74S374
OCTAL D-TYPE TRANSPARENT LATCHES AND
EDGE-TRIGGERED FLIP-FLOPS**

schematic of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SN54S*			SN74S*			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output voltage, V _{OH}			5.5			5.5	V
High-level output current, I _{OH}			-2			-6.5	mA
Width of clock/enable pulse, t _W	High	6		6			
	Low	7.3		7.3			ns
Data setup time, t _{SU}	'S373	0↓		0↓			
	'S374	5↑		5↑			ns
Data hold time, t _H	'S373	10↓		10↓			
	'S374	2↑		2↑			ns
Operating free-air temperature, T _A	-55		125	0		70	°C

↑↓ The arrow indicates the transition of the clock/enable input used for reference: ↑ for the low-to-high transition, ↓ for the high-to-low transition.

TENTATIVE DATA

This page provides tentative information on a new product. Texas Instruments reserves the right to change specifications for this product in any manner without notice.

TEXAS INSTRUMENTS INCORPORATED

TYPES SN54S373, SN54S374, SN74S373, SN74S374

OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS [†]		MIN	TYP [‡]	MAX	UNIT
V _{IH}	High-level input voltage			2			V
V _{IL}	Low-level input voltage					0.8	V
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _I = -18 mA				-1.2	V
V _{OH}	High-level output voltage	SN54S [*] SN74S [*]	V _{CC} = MIN, V _{IH} = 2 V,	2.4	3.4		V
V _{OL}	Low-level output voltage		V _{IL} = 0.8 V, I _{OH} = MAX	2.4	3.1		
V _{OL}	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = 20 mA				0.5	V
I _{OZH}	Off-state output current, high-level voltage applied	V _{CC} = MAX, V _O = 2.4 V				50	μA
I _{OZL}	Off-state output current, low-level voltage applied	V _{CC} = MAX, V _O = 0.5 V				-60	μA
I _I	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V				1	mA
I _{IH}	High-level input current	V _{CC} = MAX, V _I = 2.7 V				50	μA
I _{IL}	Low-level input current	V _{CC} = MAX, V _I = 0.5 V				-250	μA
I _{OS}	Short-circuit output currents [§]	V _{CC} = MAX		-40		-100	mA
I _{CC}	Supply current	V _{CC} = MAX	'S373 'S374		105 90	180 140	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§]Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'S373			'S374			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
f _{max}							75	100		MHz
t _{PLH}	Data	Any Q			5	9				ns
t _{PHL}					9	13				
t _{PLH}	Clock or enable	Any Q	C _L = 15 pF, R _L = 280 Ω, See Notes 2 and 4		7	14		8	15	ns
t _{PHL}					12	18		11	17	
t _{PZH}	Output Control	Any Q	C _L = 5 pF, R _L = 280 Ω, See Note 3		8	15		8	15	ns
t _{PZL}					11	18		11	18	
t _{PHZ}	Output Control	Any Q	C _L = 5 pF, R _L = 280 Ω, See Note 3		6	9		5	9	ns
t _{PLZ}					8	12		7	12	

NOTES: 2. Maximum clock frequency is tested with all outputs loaded.

4. See load circuits and waveforms on page 3-10.

f_{max} ≡ maximum clock frequency

t_{PLH} ≡ propagation delay time, low-to-high-level output

t_{PHL} ≡ propagation delay time, high-to-low-level output

t_{PZH} ≡ output enable time to high level

t_{PZL} ≡ output enable time to low level

t_{PHZ} ≡ output disable time from high level



t_{PLZ} ≡ output disable time from low level

TENTATIVE DATA

This page provides tentative information on a new product. Texas Instruments reserves the right to change specifications for this product in any manner without notice.

TYPES SN54LS374, SN54S374, SN74LS374, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

TYPICAL APPLICATION DATA



CLOCK CIRCUIT FOR BUS EXCHANGE

