SCES034A - JULY 1995 - REVISED FEBRUARY 1999


- Member of the Texas Instruments Widebus™ Family
- EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 16-bit bus transceiver and register is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74ALVCH16652 consists of D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. The device can be used as two 8-bit transceivers or one 16-bit transceiver.

Complementary output-enable (OEAB and OEBA) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. A low input level selects real-time data, and a high input level selects stored data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the SN74ALVCH16652.



Data on the A or B bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs regardless of the levels on the select-control or output-enable inputs. When SAB and SBA are in the real-time transfer mode, it also is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. Thus, when all other data sources to the two sets of bus line are in the high-impedance state, each set of bus lines remains at its last level configuration.

Active bus-hold circuitry is provided to hold unused for floating inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, $\overline{\text{OEBA}}$ should be tied to V_{CC} through a pullup resistor and OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking current-sourcing capability of the driver.

The SN74ALVCH16652 is characterized for operation from –40°C to 85°C.

TEXAS INSTRUMENTS

SCES034A - JULY 1995 - REVISED FEBRUARY 1999

FUNCTION TABLE

| | | INPU | TS | | | DATA | \ | OPERATION OR |
|------|------|------------|------------|-----|-----|--------------|--------------------------|---|
| OEAB | OEBA | CLKAB | CLKBA | SAB | SBA | A1–A8 | B1-B8 | FUNCTION |
| L | Н | H or L | H or L | Х | Х | Input | Input | Isolation |
| L | Н | \uparrow | \uparrow | Χ | Χ | Input | Input | Store A and B data |
| Х | Н | \uparrow | H or L | Χ | Χ | Input | Unspecified [‡] | Store A, hold B |
| Н | Н | \uparrow | \uparrow | X‡ | Χ | Input | Output | Store A in both registers |
| L | Χ | H or L | \uparrow | Χ | Χ | Unspecified‡ | Input | Hold A, store B |
| L | L | \uparrow | \uparrow | Χ | X‡ | Output | Input | Store B in both registers |
| L | L | Χ | Χ | Χ | L | Output | Input | Real-time B data to A bus |
| L | L | Χ | H or L | Χ | Н | Output | Input | Stored B data to A bus |
| Н | Н | Χ | Χ | L | Χ | Input | Output | Real-time A data to B bus |
| Н | Н | H or L | Χ | Н | X | Input | Output | Stored A data to B bus |
| н | L | H or L | H or L | Н | Н | Output | Output | Stored A data to B bus and stored B data to A bus |

The data output functions may be enabled or disabled by a variety of level combinations at the OEAB or OEBA inputs. Data input functions are always enabled; i.e., data at the bus pins is stored on every low-to-high transition of the clock inputs.



[‡] Select control = L; clocks can occur simultaneously Select control = H; clocks must be staggered in order to load both registers






Figure 1. Bus-Management Functions






[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)









SCES034A - JULY 1995 - REVISED FEBRUARY 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage range, V _{CC} | |
|---|---|
| Input voltage range, V _I : Except I/O ports (see Note 1) | 0.5 V to 4.6 V |
| I/O ports (see Notes 1 and 2) | \dots -0.5 V to V _{CC} + 0.5 V |
| Output-voltage range, V _O (see Notes 1 and 2) | \dots -0.5 V to V _{CC} + 0.5 V |
| Input clamp current, I _{IK} (V _I < 0) | –50 mA |
| Output clamp current, I _{OK} (V _O < 0) | –50 mA |
| Continuous output current, IO | ±50 mA |
| Continuous current through each V _{CC} or GND | ±100 mA |
| Package thermal impedance, θ_{JA} (see Note 3): DGG package | 81°C/W |
| DL package | |
| Storage temperature range, T _{stg} | –65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. This value is limited to 4.6 V maximum.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

| | | | MIN | MAX | UNIT | |
|---|------------------------------------|--|---|----------------------|------|--|
| VCC | Supply voltage | | 1.65 | 3.6 | V | |
| | | $V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$ | $0.65 \times V_{CC}$ | | | |
| V_{IH} | High-level input voltage | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | 1.7 | | V | |
| | | V _{CC} = 2.7 V to 3.6 V | 1.65 3.6 to 1.95 V 0.65 × V _{CC} 0.2.7 V 1.7 0.3.6 V 2 to 1.95 V 0.35 × V _{CC} 0.2.7 V 0.7 | | | |
| | | V _{CC} = 1.65 V to 1.95 V | | $0.35 \times V_{CC}$ | | |
| \vee_{IL} | Low-level input voltage | V _{CC} = 2.3 V to 2.7 V | | 0.7 | V | |
| V _I | | V _{CC} = 2.7 V to 3.6 V | | 0.8 | | |
| ٧ı | Input voltage | | 0 | Vcc | V | |
| ٧o | Output voltage | | 0 | VCC | V | |
| V _{IH} High-level input vol V _{IL} Low-level input volt V _I Input voltage V _O Output voltage IOH High-level output col Δt/Δv Input transition rise | | V _{CC} = 1.65 V | | -4 | | |
| | High lavel autout average | V _{CC} = 2.3 V | | -12 | A | |
| ЮН | nigri-level output current | V _{CC} = 2.7 V | | -12 | mA | |
| | | V _{CC} = 3 V | | -24 | | |
| | | V _{CC} = 1.65 V | | 4 | | |
| 1 | | V _{CC} = 2.3 V | | 12 | Λ | |
| lOL | Low-level output current | V _{CC} = 2.7 V | | 12 | mA | |
| | VCC = 3 V | | | 24 | | |
| Δt/Δν | Input transition rise or fall rate | • | | 10 | ns/V | |
| TA | Operating free-air temperature | | -40 | 85 | °C | |

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



PRODUCT PREVIEW

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PAI | RAMETER | TEST CO | ONDITIONS | vcc | MIN | TYP [†] | MAX | UNIT | |
|----------------------|----------------|--|--|-----------------|---------------------|------------------|------|------|--|
| | | I _{OH} = -100 μA | | 1.65 V to 3.6 V | V _{CC} -0. | 2 | | | |
| | | $I_{OH} = -4 \text{ mA}$ | | 1.65 V | 1.2 | | | | |
| | | $I_{OH} = -6 \text{ mA}$ | | 2.3 V | 2 | | | | |
| Vон | | | | 2.3 V | 1.7 | | | V | |
| | | $I_{OH} = -12 \text{ mA}$ | | 2.7 V | 2.2 | | | | |
| | | | | 3 V | 2.4 | | | | |
| | | I _{OH} = -24 mA | | 3 V | 2 | | | | |
| | | I _{OL} = 100 μA | | 1.65 V to 3.6 V | | | 0.2 | | |
| | | $I_{OL} = 4 \text{ mA}$ | | 1.65 V | | | 0.45 | | |
| VOL | | $I_{OL} = 6 \text{ mA}$ | | 2.3 V | | | 0.4 | V | |
| | | loι – 12 mΛ | 2.3 V | | | 0.7 | v | | |
| | | I _{OL} = 12 mA | | 2.7 V | | | 0.4 | | |
| | | I _{OL} = 24 mA | | 3 V | | | 0.55 | | |
| Ц | | $V_I = V_{CC}$ or GND | | 3.6 V | | | ±5 | μΑ | |
| | | V _I = 0.58 V | | 1.65 V | 25 | | | | |
| | | V _I = 1.07 V | 1.65 V | -25 | | | | | |
| | | V _I = 0.7 V | | 2.3 V | 45 | | | | |
| I _{I(hold)} | | V _I = 1.7 V | | 2.3 V | -45 | | | μΑ | |
| | | V _I = 0.8 V | | 3 V | 75 | | | | |
| | | V _I = 2 V | | 3 V | -75 | | | | |
| | | $V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$ | | 3.6 V | | | ±500 | | |
| I _{OZ} § | | $V_O = V_{CC}$ or GND | | 3.6 V | | | ±10 | μΑ | |
| Icc | | $V_I = V_{CC}$ or GND, | I _O = 0 | 3.6 V | | | 40 | μΑ | |
| Δlcc | | | Other inputs at V _{CC} or GND | 3 V to 3.6 V | | | 750 | μΑ | |
| Ci | Control inputs | V _I = V _{CC} or GND | | 3.3 V | | | | pF | |
| C _{io} | A or B ports | $V_O = V_{CC}$ or GND | | 3.3 V | | | | pF | |

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 4)

| | | | 1.8 V | V _{CC} = | 2.5 V 2 V | VCC = | 2.7 V | V _{CC} = | 3.3 V 3 V | UNIT |
|-----------------|--|-----|-------|-------------------|--------------|-------|-------|-------------------|--------------|------|
| | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| fclock | Clock frequency | | | | | | | | | MHz |
| t _W | Pulse duration, CLK high or low | | | | | | | | | ns |
| t _{su} | Setup time, A or B before CLKAB↑ or CLKBA↑ | | | | | | | | | ns |
| t _h | Hold time, A or B after CLKAB↑ or CLKBA↑ | | | | | | | | | ns |

[‡] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

 $[\]mbox{\$}$ For I/O ports, the parameter $\mbox{I}_{\mbox{OZ}}$ includes the input leakage current.

SCES034A - JULY 1995 - REVISED FEBRUARY 1999

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 4)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | VCC = | 1.8 V | VCC = | 2.5 V 2 V | VCC = | 2.7 V | V _{CC} = | 3.3 V 3 V | UNIT |
|------------------|-----------------|----------------|-------|-------|-------|--------------|-------|-------|-------------------|--------------|------|
| | (INFOT) | (001701) | MIN | TYP | MIN | MAX | MIN | MAX | MIN | MAX | |
| f _{max} | | | | | | | | | | | MHz |
| | A or B | B or A | | | | | | | | | |
| ^t pd | CLKAB or CLKBA | A or B | | | | | | | | | ns |
| | SAB or SBA | B or A | | | | | | | | | |
| t _{en} | OE or OE | A or B | | | | | | | | | ns |
| t _{dis} | OE or OE | A or B | | • | | • | | • | | | ns |


operating characteristics, $T_A = 25^{\circ}C$

| PARAMETER | | | TEST CONDITIONS | V _{CC} = 1.8 V TYP | V _{CC} = 2.5 V TYP | V _{CC} = 3.3 V | UNIT |
|-----------|-------------------------------|------------------|--------------------|--------------------------------|--------------------------------|-------------------------|------|
| Const | Power dissipation capacitance | Outputs enabled | f = 10 MHz | | | | PΓ |
| Cpd | per transceiver | Outputs disabled | 1 = 10 10172 | | | | pr |



PRODUCT PREVIEW


PARAMETER MEASUREMENT INFORMATION V_{CC} = 1.8 V



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 2 ns. $t_f \leq$ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




- NOTES: A. C_I includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \ \Omega$, $t_f \leq$ 2 ns. $t_f \leq$ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tplH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW

PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.7 V AND 3.3 V \pm 0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \ \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 4. Load Circuit and Voltage Waveforms