# DM54LS78A/DM74LS78A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Preset, Common Clear, Common Clock and Complementary Outputs

## **General Description**

This device contains two negative-edge triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flops on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the transition time of the negative going edge of the clock pulse. Data on the J and K inputs can be changed while the clock is high or low without affecting the outputs as long as setup and hold times are not violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

# Absolute Maximum Ratings (Note 1)

Supply Voltage 7V
Input Voltage 7V
Storage Temperature Range -65 °C to 150 °C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device can not be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## **Connection Diagram**

# 

DM54LS78A (J) DM74LS78A (N)

#### **Function Table**

	1	nputs			Outputs		
PR	CLR	CLK	J	К	Q	Q	
L	н	×	Х	X	Н	L	
Н	L	Х	x	X	ال	Н	
·L	L	Х	X	X	н•	H*	
Н	н	1	L	L	Qo	$\overline{Q}_{O}$	
Н	Н		Н	L	lн	L	
i H	Н	↓	L	Н	L	Н	
H	Н	Ţ	Н	Н	Too		
Н	Н	н	Х	х	Q <sub>O</sub>	igle Q₀	

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

= Negative Going Edge of Pulse

\* = This configuration is nonstable; that is, it will not persist when preset and/or clear inputs return to their inactive (high) level.

 $\mathbf{Q}_{O}$  =The output logic level before the indicated input conditions were established.

Toggle = Each output changes to the complement of its previous level on each falling edge of the clock pulse.

# **Recommended Operating Conditions**

	Parameter		DM54LS78A			DM74LS78A			Units
Sym			Min	Nom	Max	Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage		4.5	5	5.5	4.75	5	. 5.25	V
V <sub>IH</sub>	High Level Inpu Voltage	ut	2			2			V
V <sub>IL</sub>	Low Level Input Voltage				0.7			0.8	V
Гон	High Level Out	put			-0.4			- 0.4	mA
I <sub>OL</sub>	Low Level Outp Current	out			4			8	mA
f <sub>CLK</sub>	Clock Frequenc	cy (Note 2)	. 0		30	0		30	MHz
f <sub>CLK</sub>	Clock Frequenc	cy (Note 3)	0		25	0		25	MHz
tw	Pulse Width (Note 2)	Clock High	20			20			ns
		Preset Low	25			25			
		Clear Low	25			25			
	Pulse Width (Note 3)	Clock High	25			25	!		ns
		Preset Low	30			30		,	
		Clear Low	30			30			
tsu	Setup Time (No	otes 1 and 2)	201			20↓			ns
tsu	Setup Time (Notes 1 and 3)		25↓			251			ns
t <sub>H</sub>	Hold Time (Notes 1 and 2)		01			01		Ţ <u></u>	ns
t <sub>H</sub>	Hold Time (Notes 1 and 3)		51			51			ns
TA	Free Air Operating Temperature		- 55		125	0		70	°C

Note 1: The symbol (1) indicates the falling edge of the clock pulse is used for reference.

Note 2:  $C_L = 15$  pF and  $R_L = 2$  k $\Omega$ . Note 3:  $C_L = 50$  pF and  $R_L = 2$  k $\Omega$ .

# Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units	
V <sub>I</sub> Input Clamp Voltage		V <sub>CC</sub> = Min, I <sub>1</sub> = -			- 1.5	٧		
V <sub>OH</sub>	High Level Output	V <sub>CC</sub> = Min	DM54	2.5	3.4		V	
	Voltage	I <sub>OH</sub> = Max V <sub>IL</sub> = Max V <sub>IH</sub> = Min	DM74	2.7	3.4			
V <sub>OL</sub> Low Level Output	V <sub>CC</sub> = Min	DM54		0.25	0.4	V		
	Voltage	I <sub>OL</sub> = Max V <sub>IL</sub> = Max V <sub>IH</sub> = Min	DM74		0.35	0.5		
		I <sub>OL</sub> = 4 mA V <sub>CC</sub> = Min	DM74		0.25	0.4		

# **Electrical Characteristics** (Continued)

over recommended operating free air temperature (unless otherwise noted)

Sym	Parameter	Condit	ions	Min	Typ (Note 1)	Max	Units
	Input Current @ Max	V <sub>CC</sub> = Max	J, K			0.1	mA
	Input Voltage	V <sub>1</sub> = 7V	Clear			0.2	
			Preset			0.2	
			Clock		· · · · · · · · · · · · · · · · · · ·	0.1	
High Level Input Current		V <sub>CC</sub> = Max	J, K			20	μΑ
	V <sub>I</sub> = 2.7V	Clear			120	•	
		Preset			60		
			Clock			160	
l <sub>IL</sub>	Low Level Input	V <sub>CC</sub> = Max V <sub>I</sub> = 0.4V (Note 4)	J, K			- 0.4	mA
	Current		Clear			- 1.6	
	_		Preset			- 0.8	
			Clock			- 1.6	
los	Short Circuit	V <sub>CC</sub> = Max	DM54	- 20		- 100	mA
Output Current	(Note 2)	DM74	- 20		- 100		
cc	Supply Current	V <sub>CC</sub> = Max (Note 3)			4	6	mA

# Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25$ °C (See Section 1 for Test Waveforms and Output Load)

	From (Input)	From (Input) F				R <sub>L</sub> = 2 kΩ			
Parameter	То	C <sub>L</sub> = 15 pF			C <sub>L</sub> = 50 pF			Units	
	(Output)	Min	Тур	Max	Min	Тур	Max	1	
f <sub>MAX</sub> Maximum Clock Frequency		30	45		25	40		MHz	
t <sub>PLH</sub> Propagation Delay Time Low to High Level Output	Preset to Q		15	20		18	24	ns	
t <sub>PHL</sub> Propagation Delay Time High to Low Level Output	Preset to Q		11	20		21	28	ns	
t <sub>PLH</sub> Propagation Delay Time Low to High Level Output	Clear to Q		15	20		18	24	ns	
t <sub>PHL</sub> Propagation Delay Time High to Low Level Output	Clear to Q		11	20		21	28	ns	
t <sub>PLH</sub> Propagation Delay Time Low to High Level Output	Clock to Q or Q		15	20		18	24	ns	
t <sub>PHL</sub> Propagation Delay Time High to Low Level Output	Clock to Q or Q		11	20		21	28	ns	

Note 1: All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time and the duration should not exceed one second. For devices, with feedback from the outputs, where shorting the outputs to ground may cause the outputs to change logic state an equivalent test may be performed where  $V_0 = 2.25V$  and 2.125V for DM54 and DM74 series, respectively, with the minimum and maximum limits reduced by one half from their stated values. This is very useful when using automatic

Note 3: With all outputs open, ICC is measured with the Q and Q outputs high in turn. At the time of measurement the clock is grounded.

Note 4: Clear is tested with preset high and preset is tested with clear high.