

# 54AC/74AC175 • 54ACT/74ACT175

## Quad D Flip-Flop


### Description

The 'AC/ACT175 is a high-speed quad D flip-flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the D inputs is stored during the LOW-to-HIGH clock transition. Both true and complemented outputs of each flip-flop are provided. A Master Reset input resets all flip-flops, independent of the Clock or D inputs, when LOW.

- Edge-Triggered D-Type Inputs
- Buffered Positive Edge-Triggered Clock
- Asynchronous Common Reset
- True and Complement Output
- Outputs Source/Sink 24 mA
- 'ACT175 has TTL-Compatible Inputs

**Ordering Code:** See Section 6


### Logic Symbol



### Pin Names


D <sub>0</sub> - D <sub>3</sub>	Data Inputs
CP	Clock Pulse Input
MR	Master Reset Input
Q <sub>0</sub> - Q <sub>3</sub>	True Outputs
Q̄ <sub>3</sub> - Q̄ <sub>0</sub>	Complement Outputs

### Connection Diagrams



Pin Assignment  
for DIP, Flatpak and SOIC

5



Pin Assignment  
for LCC

## Functional Description

The 'AC/ACT175 consists of four edge-triggered D flip-flops with individual D inputs and Q and  $\bar{Q}$  outputs. The Clock and Master Reset are common. The four flip-flops will store the state of their individual D inputs on the LOW-to-HIGH clock (CP) transition, causing individual Q and  $\bar{Q}$  outputs to follow. A LOW input on the Master Reset (MR) will force all Q outputs LOW and  $\bar{Q}$  outputs HIGH independent of Clock or Data inputs. The 'AC/ACT175 is useful for general logic applications where a common Master Reset and Clock are acceptable.

## Truth Table

Inputs		Outputs	
$@t_n, MR = H$		$@t_{n+1}$	
D <sub>n</sub>		Q <sub>n</sub>	$\bar{Q}_n$
L		L	H
H		H	L


H = HIGH Voltage Level

L = LOW Voltage Level

$t_n$  = Bit Time before Clock Pulse

$t_{n+1}$  = Bit Time after Clock Pulse

## Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

**DC Characteristics** (unless otherwise specified)

Symbol	Parameter	54AC/ACT	74AC/ACT	Units	Conditions
I <sub>CC</sub>	Maximum Quiescent Supply Current	160	80	μA	V <sub>IN</sub> = V <sub>CC</sub> or Ground, V <sub>CC</sub> = 5.5 V, TA = Worst Case
I <sub>CC</sub>	Maximum Quiescent Supply Current	8.0	8.0	μA	V <sub>IN</sub> = V <sub>CC</sub> or Ground, V <sub>CC</sub> = 5.5 V, TA = 25°C
I <sub>CC</sub> T	Maximum Additional I <sub>CC</sub> /Input ('ACT175)	1.6	1.5	mA	V <sub>IN</sub> = V <sub>CC</sub> - 2.1 V V <sub>CC</sub> = 5.5 V, TA = Worst Case

**AC Characteristics**

Symbol	Parameter	V <sub>CC</sub> * (V)	74AC			54AC		74AC			Units	Fig. No.	
			TA = + 25°C CL = 50 pF			TA = - 55°C to + 125°C CL = 50 pF		TA = - 40°C to + 85°C CL = 50 pF					
			Min	Typ	Max	Min	Max	Min	Max	Min	Max		
f <sub>max</sub>	Maximum Clock Frequency	3.3 5.0	118 160									MHz 3-3	
t <sub>PHL</sub>	Propagation Delay CP to Q <sub>n</sub> or $\bar{Q}_n$	3.3 5.0	9.5 7.0									ns 3-6	
t <sub>P LH</sub>	Propagation Delay CP to Q <sub>n</sub> or $\bar{Q}_n$	3.3 5.0	8.5 6.0									ns 3-6	
t <sub>PHL</sub>	Propagation Delay MR to Q <sub>n</sub>	3.3 5.0	7.5 5.5									ns 3-6	
t <sub>P LH</sub>	Propagation Delay MR to $\bar{Q}_n$	3.3 5.0	8.5 6.0									ns 3-6	

\*Voltage Range 3.3 is 3.0 V ± 0.3 V

Voltage Range 5.0 is 5.0 V ± 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table I data sheet from your Fairchild sales engineer or account representative.

# AC175 • ACT175

## AC Operating Requirements

Symbol	Parameter	Vcc*	74AC		54AC	74AC	Units	Fig. No.
			TA = + 25°C CL = 50 pF		TA = - 55°C to + 125°C CL = 50 pF	TA = - 40°C to + 85°C CL = 50 pF		
			Typ	Guaranteed Minimum				
ts	Setup Time, HIGH or LOW Dn to CP	3.3 5.0	4.5 3.0				ns	3-9
th	Hold Time, HIGH or LOW Dn to CP	3.3 5.0	0 0				ns	3-9
tw	CP Pulse Width HIGH or LOW	3.3 5.0	5.5 4.0				ns	3-6
tw	MR Pulse Width, LOW	3.3 5.0	5.5 4.0				ns	3-6
trec	Recovery Time MR to CP	3.3 5.0	0 0				ns	3-9

\*Voltage Range 3.3 is 3.3 V ± 0.3 V

Voltage Range 5.0 is 5.0 V ± 0.5 V

## AC Characteristics

Symbol	Parameter	Vcc*	74ACT			54ACT		74ACT		Units	Fig. No.		
			TA = + 25°C CL = 50 pF			Min		Max					
			Min	Typ	Max	Min	Max	Min	Max				
fmax	Maximum Clock Frequency	5.0	175	160		95		145		MHz	3-3		
tPLH	Propagation Delay CP to Qn or $\bar{Q}_n$	5.0	1.0	6.0	10.0	1.0	11.5	1.0	11.0	ns	3-6		
tPHL	Propagation Delay CP to $\bar{Q}_n$ or Qn	5.0	1.0	7.0	11.0	1.0	13.0	1.0	12.0	ns	3-6		
tPLH	Propagation Delay MR to Qn	5.0	1.0	6.0	9.5	1.0	11.5	1.0	10.5	ns	3-6		
tPHL	Propagation Delay MR to $\bar{Q}_n$	5.0	1.0	5.5	9.5	1.0	11.0	1.0	10.5	ns	3-6		

\*Voltage Range 5.0 is 5.0 V ± 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table I data sheet from your Fairchild sales engineer or account representative.

## AC Operating Requirements

Symbol	Parameter	Vcc* (V)	74ACT		54ACT	74ACT	Units	Fig. No.
			TA = + 25°C CL = 50 pF		TA = - 55°C to + 125°C CL = 50 pF	TA = - 40°C to + 85°C CL = 50 pF		
			Typ	Guaranteed Minimum				
ts (H) (L)	Setup Time Dn to CP	5.0	3.0 3.0	2.0 2.5	2.5 3.0	2.0 2.5	ns	3-9
th	Hold Time, HIGH or LOW Dn to CP	5.0	0	1.0	1.0	1.0	ns	3-9
tw	CP Pulse Width HIGH or LOW	5.0	4.0	3.0	5.0	3.5	ns	3-6
tw	MR Pulse Width, LOW	5.0	4.0	3.5	5.0	4.0	ns	3-6
trec	Recovery Time, MR to CP	5.0	0	0	0.5	0	ns	3-9

\*Voltage Range 5.0 is 5.0 V ± 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table I data sheet from your Fairchild sales engineer or account representative.

## Capacitance

Symbol	Parameter	54/74AC/ACT		Conditions
		Typ	Units	
CIN	Input Capacitance	4.5	pF	Vcc = 5.5 V
CPD	Power Dissipation Capacitance	45.0	pF	Vcc = 5.5 V