

T-4607-05


KS54HCTLS KS74HCTLS 259

8-Bit Addressable Latches

FEATURES

- 8-Bit parallel-out storage register performs serial-to-parallel conversion with storage
- Asynchronous parallel clear
- Active high decoder
- Enable/Disable input simplifies expansion
- Expandable for N-bit applications
- Four distinct functional modes
- Function, pin-out, speed and drive compatibility with 54/74LS logic family
- Low power consumption characteristic of CMOS
- High-Drive-Current outputs:
I_{OL} = 8 mA @ V_{OL} = 0.5V
- Inputs and outputs interface directly with TTL, NMOS and CMOS devices
- Wide operating voltage range: 4.5V to 5.5V
- Characterized for operation over industrial and military temperature ranges:
KS74HCTLS: -40°C to +85°C
KS54HCTLS: -55°C to +125°C
- Package options include plastic "small outline" packages, standard plastic and ceramic 300-mil DIPs

PIN CONFIGURATION



FUNCTION TABLE

Inputs		Output of Addressed Latch	Each Other Output	Function
CLR	Ḡ			
H	L	D	Q ₀	Addressable Latch
H	H	Q ₀	Q ₀	Memory
L	L	D	L	8-Line Demultiplexer
L	H	L	L	Clear

D = the level at the data input.
Q₀ = the level of Q₀ (i = 0, 1, ... 7, as appropriate) before the indicated steady-state input conditions were established.

DESCRIPTION

The '259 is a high-speed addressable latch designed for general purpose storage applications in digital systems. It can be used for implementing working registers, serial-holding registers and active-high decoders or demultiplexers.

The '259 has four distinct modes of operation that are selected via the clear (CLR) and enable (Ḡ) inputs: 1) addressable latch; 2) memory; 3) active-high eight-channel demultiplexer; and 4) clear.

In the addressable latch mode, data on the data input (D) is written into the addressed latch. In this mode, data will be written into the addressed latch with all non-addressed latches remaining in their previous states.

In the memory mode, all latches remain in their previous state and are unaffected by the data of address inputs.

In the demultiplexing mode, addressed outputs will follow the state of the D input and all other outputs will remain low.

In the clear mode, all outputs are low and unaffected by the address and data inputs.

These devices provide speeds and drive capability equivalent to their LSTTL counterparts and yet maintain CMOS power levels. The input and output voltage levels allow direct interface with TTL, NMOS and CMOS devices without any external components.

All inputs and outputs are protected from damage due to static discharge by internal diode clamps to V_{CC} and ground.

LATCH SELECTION TABLE

Select Inputs			Latch Addressed
S2	S1	S0	
L	L	L	0
L	L	H	1
L	H	L	2
L	H	H	3
H	L	L	4
H	L	H	5
H	H	L	6
H	H	H	7




**KS54HCTLS
KS74HCTLS 259**

8-Bit Addressable Latches

T-46-07-05

LOGIC DIAGRAM



5

Absolute Maximum Ratings*

- Supply Voltage Range V_{CC} -0.5V to +7V
- DC Input Diode Current, I_{IK}
($V_I < -0.5V$ or $V_I > V_{CC} + 0.5V$) ± 20 mA
- DC Output Diode Current, I_{OK}
($V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$) ± 20 mA
- Continuous Output Current Per Pin, I_O
($-0.5V < V_O < V_{CC} + 0.5V$) ± 35 mA
- Continuous Current Through
 V_{CC} or GND pins ± 125 mA
- Storage Temperature Range, T_{stg} -65°C to +150°C
- Power Dissipation Per Package, P_d 500 mW

* Absolute Maximum Ratings are those values beyond which permanent damage to the device may occur. These are stress ratings only and functional operation of the device at or beyond them is not implied. Long exposure to these conditions may affect device reliability.

- Power Dissipation temperature derating:
Plastic Package (N): -12mW/°C from 65°C to 85°C
Ceramic Package (J): -12mW/°C from 100°C to 125°C

Recommended Operating Conditions

- Supply Voltage, V_{CC} 4.5V to 5.5V
- DC Input & Output Voltages*, V_{IN}, V_{OUT} 0V to V_{CC}
- Operating Temperature
Range
KS74HCTLS: -40°C to +85°C
KS54HCTLS: -55°C to +125°C
- Input Rise & Fall Times, t_r, t_f Max 500 ns

* Unused inputs must always be tied to an appropriate logic voltage level (either V_{CC} or GND)

KS54HCTLS
KS74HCTLS **259**

8-Bit Addressable Latches

T-46-07-05

DC ELECTRICAL CHARACTERISTICS ($V_{CC}=5V \pm 10\%$ Unless Otherwise Specified)

Characteristic	Symbol	Test Conditions	$T_a = 25^\circ\text{C}$		KS74HCTLS	KS54HCTLS	Unit
			Typ	Guaranteed Limits			
Minimum High-Level Input Voltage	V_{IH}			2.0	2.0	2.0	V
Maximum Low-Level Input Voltage	V_{IL}			0.8	0.8	0.8	V
Minimum High-Level Output Voltage	V_{OH}	$V_{IN}=V_{IH}$ or V_{IL} $I_O=-20\mu\text{A}$ $I_O=-4\text{mA}$	V_{CC} 4.2	$V_{CC}-0.1$ 3.98	$V_{CC}-0.1$ 3.84	$V_{CC}-0.1$ 3.7	V
Maximum Low-Level Output Voltage	V_{OL}	$V_{IN}=V_{IH}$ or V_{IL} $I_O=20\mu\text{A}$ $I_O=4\text{mA}$ $I_O=8\text{mA}$	0	0.1 0.26 0.39	0.1 0.33 0.5	0.1 0.4	V
Maximum Input Current	I_{IN}	$V_{IN}=V_{CC}$ or GND		± 0.1	± 1.0	± 1.0	μA
Maximum Quiescent Supply Current	I_{CC}	$V_{IN}=V_{CC}$ or GND $I_{OUT}=0\mu\text{A}$		8.0	80.0	160.0	μA
Additional Worst Case Supply Current	ΔI_{CC}	per input pin $V_I=2.4\text{V}$ other inputs: at V_{CC} or GND $I_{OUT}=0\mu\text{A}$		2.7	2.9	3.0	mA

AC ELECTRICAL CHARACTERISTICS (Input $t_r, t_f \leq 6$ ns), HCTLS259

Characteristic	Symbol	Conditions†	$T_a = 25^\circ\text{C}$		KS74HCTLS	KS54HCTLS	Unit
			$V_{CC}=5.0\text{V}$		$T_a = -40^\circ\text{C}$ to $+85^\circ\text{C}$ $V_{CC}=5.0\text{V} \pm 10\%$	$T_a = -55^\circ\text{C}$ to $+125^\circ\text{C}$ $V_{CC}=5.0\text{V} \pm 10\%$	
			Typ		Guaranteed Limits		
Maximum Propagation Delay CLR to any Q	t_{PHL}	$C_L=50\text{pF}$	22	30	37	45	ns
Maximum Propagation Delay, Data to Any Q	t_{PLH}		20	27	34	41	ns
	t_{PHL}		20	27	34	41	ns
Maximum Propagation Delay, Address to any Q	t_{PLH}		26	34	43	51	ns
	t_{PHL}		26	34	43	51	ns
Maximum Propagation Delay, \bar{G} to any Q	t_{PLH} t_{PHL}		22	30	37	45	ns
Minimum Pulse Width	CLR LOW	t_w	8	10	13	15	ns
	\bar{G} Low		8	10	13	15	ns
Minimum Setup Time, Data or Address before $\bar{G}\dagger$	t_{su}		8	10	13	15	ns
Minimum Hold Time, Data or Address before $\bar{G}\dagger$	t_h		-3	0	0	0	ns
Maximum Input Capacitance	C_{IN}		5				pF
Power Dissipation Capacitance*	C_{PD}		80				pF





* C_{PD} determines the no-load dynamic power dissipation: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.

† For AC switching test circuits and timing waveforms see section 2.

PACKAGE DIMENSIONS

T-90-20

1. PLASTIC PACKAGES



7







SAMSUNG SEMICONDUCTOR

1675

A-04

PACKAGE DIMENSIONS

T-90-20




PACKAGE DIMENSIONS


T-90-20

2. CERAMIC PACKAGES


14-Pin Ceramic DIP Units: mm




16-Pin Ceramic DIP Units: mm



20-Pin Ceramic DIP Units: mm



24-Pin Ceramic DIP Units: mm



7