48 🛮 20E

47 🛮 1A1

46 1A2

45 GND

44 🛮 1A3

43 1A4

42 V<sub>CC</sub>

41 2A1

40 2A2

39 GND

38 2A3

37 L 2A4

36 🛮 3A1

35 3A2

34 GND

33 3A3

32 3A4

31 V<sub>CC</sub> 30 **4**A1

29 4A2

28 GND

27 4A3

26 AA4

25 30E

DGG OR DL PACKAGE

(TOP VIEW)

1<del>OE</del>

1Y1 📙 2

1Y2 | 3

GND L 4

1Y3 🛮 5

1Y4 🛮 6

V<sub>CC</sub> 47

2Y1 📙 8

2Y2 4 9

**GND** 10

2Y3 | 11

2Y4 | 12

3Y1 13

3Y2 14

GND | 15

3Y3 4 16

V<sub>CC</sub> 4 18

4Y1 19

4Y2 1 20

GND 1 21

4Y3 🛮 22

4Y4 🛮 23

4<del>OE</del> ☐ 24

3Y4 L 17

- **Member of the Texas Instruments** Widebus™ Family
- **EPIC™** (Enhanced-Performance Implanted **CMOS) Submicron Process**
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 0.8 V at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)  $> 2 V at V_{CC} = 3.3 V, T_A = 25^{\circ}C$
- **Power Off Disables Outputs, Permitting** Live Insertion
- Bus Hold on Data Inputs Eliminates the **Need for External Pullup/Pulldown** Resistors
- **Supports Mixed-Mode Signal Operation on** All Ports (5-V Input/Output Voltage With 3.3-V V<sub>CC</sub>)
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

### description

This 16-bit buffer/driver is designed for 1.65-V to 3.6-V V<sub>CC</sub> operation.

The SN74LVCH16241A is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

This device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer, and provides true outputs and complementary output-enable

(OE and OE) inputs. To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators

in a mixed 3.3-V/5-V system environment. Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVCH16241A is characterized for operation from -40°C to 85°C.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.




### **FUNCTION TABLES**

INPU <sup>*</sup>	OUTPUTS				
10E, 40E	1Y, 4Y				
L	Н	Н			
L	L	L			
Н	X	Z			


INPU <sup>*</sup>	OUTPUTS	
20E, 30E	2Y, 3Y	
Н	Н	Н
Н	L	L
L	X	Z


## logic symbol†





<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)









### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	
Input voltage range, V <sub>I</sub>	
Voltage range applied to any output in the high-impedance or power-off state, Vo	0
(see Note 1)	
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	
Continuous output current, IO	±50 mA
Continuous current through V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The value of V<sub>CC</sub> is provided in the recommended operating conditions table.
  - 3. The package thermal impedance is calculated in accordance with JESD 51.



### SN74LVCH16241A 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS348E - MARCH 1994 - REVISED JUNE 1998

### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT			
Voc	Supply voltage Operating Data retent	Operating	1.65	3.6	V			
VCC		Data retention only	1.5		V			
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	$0.65 \times V_{CC}$					
$\vee_{IH}$	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V			
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2					
		V <sub>CC</sub> = 1.65 V to 1.95 V		0.35 × V <sub>CC</sub>				
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V			
		V <sub>CC</sub> = 2.7 V to 3.6 V		0.8				
٧ <sub>I</sub>	Input voltage	_	0	5.5	V			
	Output voltage	High or low state	0	VCC	\/			
VO		3 state	0	5.5	V			
	High-level output current	V <sub>CC</sub> = 1.65 V		-4				
1		V <sub>CC</sub> = 2.3 V		-8				
IOH		V <sub>CC</sub> = 2.7 V		-12	mA			
		V <sub>CC</sub> = 3 V		-24				
	Low-level output current	V <sub>CC</sub> = 1.65 V		4				
1		V <sub>CC</sub> = 2.3 V		8	A			
lOL		V <sub>CC</sub> = 2.7 V		12	mA			
		V <sub>CC</sub> = 3 V		24				
Δt/Δν	Input transition rise or fall rate		0	10	ns/V			
TA	Operating free-air temperature		-40	85	°C			

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



# PRODUCT PREVIEW

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

TEST CONDITI	ONS	Vcc	MIN	TYP†	MAX	UNIT	
I <sub>OH</sub> = -100 μA	1.65 V to 3.6 V	V <sub>CC</sub> -0.2					
I <sub>OH</sub> = -4 mA	1.65 V	1.2			V		
I <sub>OH</sub> = -8 mA	2.3 V	1.7					
Jan - 12 mA		2.7 V	2.2			v	
10H = -12 111A	3 V	2.4					
I <sub>OH</sub> = -24 mA		3 V	2.2				
I <sub>OL</sub> = 100 μA		1.65 V to 3.6 V			0.2		
I <sub>OL</sub> = 4 mA		1.65 V			0.45		
I <sub>OL</sub> = 8 mA		2.3 V			0.7	V	
I <sub>OL</sub> = 12 mA		2.7 V			0.4		
I <sub>OL</sub> = 24 mA		3 V			0.55		
V <sub>I</sub> = 0 to 5.5 V		3.6 V			±5	μΑ	
V <sub>I</sub> = 0.58 V		1.65.V					
V <sub>I</sub> = 1.07 V	1.03 V				μΑ		
V <sub>I</sub> = 0.7 V	2.3 V	45					
V <sub>I</sub> = 1.7 V		-45					
V <sub>I</sub> = 0.8 V V <sub>I</sub> = 2 V		3 \/	75				
		3 v	-75				
$V_1 = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$		3.6 V			±500		
$V_I$ or $V_O = 5.5 V$		0			±10	μΑ	
V <sub>O</sub> = 0 to 5.5 V		3.6 V			±10	μΑ	
V <sub>I</sub> = V <sub>CC</sub> or GND	1- 0	201/			20	1 ,	
ICC 3.6 V ≤ V <sub>I</sub> ≤ 5.5 V§	IO = 0	3.6 V			20	μΑ	
One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND		2.7 V to 3.6 V			500	μΑ	
$V_I = V_{CC}$ or GND		3.3 V				pF	
$V_O = V_{CC}$ or GND		3.3 V				pF	
	$I_{OH} = -100  \mu A$ $I_{OH} = -4  mA$ $I_{OH} = -8  mA$ $I_{OH} = -12  mA$ $I_{OH} = -12  mA$ $I_{OL} = 100  \mu A$ $I_{OL} = 100  \mu A$ $I_{OL} = 4  mA$ $I_{OL} = 8  mA$ $I_{OL} = 12  mA$ $I_{OL} = 100  mA$	$\begin{split} & I_{OH} = -4 \text{ mA} \\ & I_{OH} = -8 \text{ mA} \\ & I_{OH} = -12 \text{ mA} \\ & I_{OH} = -24 \text{ mA} \\ & I_{OL} = 100  \mu\text{A} \\ & I_{OL} = 4 \text{ mA} \\ & I_{OL} = 8 \text{ mA} \\ & I_{OL} = 12 \text{ mA} \\ & I_{OL} = 24 \text{ mA} \\ & I_{OL} = 107  \text{V} \\ & I_{OL} = 0.58  \text{V} \\ & I_{OL} = 1.07  \text{V} \\ & I_{OL} = 1.7  \text{V} \\ & I_{OL} = 1.7  \text{V} \\ & I_{OL} = 0.8  \text{V} \\ & I_{OL} =$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{ c c c c c c }\hline l_{OH} = -100  \mu A & 1.65  V  to  3.6  V & V_{CC} - 0.2 \\ \hline l_{OH} = -4  mA & 1.65  V & 1.2 \\ \hline l_{OH} = -8  mA & 2.3  V & 1.7 \\ \hline l_{OH} = -12  mA & 2.7  V & 2.2 \\ \hline 3  V & 2.4 & 2.4 \\ \hline l_{OL} = 100  \mu A & 3  V & 2.2 \\ \hline l_{OL} = 100  \mu A & 1.65  V  to  3.6  V & 0.2 \\ \hline l_{OL} = 4  mA & 1.65  V & 0.45 \\ \hline l_{OL} = 8  mA & 2.3  V & 0.7 \\ \hline l_{OL} = 12  mA & 2.7  V & 0.4 \\ \hline l_{OL} = 24  mA & 3  V & 0.55 \\ \hline V_I = 0  to  5.5  V & 3.6  V & \pm 5 \\ \hline V_I = 0.58  V & 3.6  V & \pm 5 \\ \hline V_I = 0.7  V & 2.3  V & 45 \\ \hline V_I = 0.7  V & 2.3  V & 75 \\ \hline V_I = 0.8  V & 3.6  V & \pm 500 \\ \hline V_I = 0  to  3.6  V^{\ddagger} & 3.6  V & \pm 500 \\ \hline V_I = 0  to  5.5  V & 3.6  V & \pm 10 \\ \hline V_I = 0  to  5.5  V & 3.6  V & \pm 10 \\ \hline V_I = V_{CC}  or  GND & 3.6  V & 500 \\ \hline V_I = V_{CC}  or  GND & 3.3  V & 500 \\ \hline V_I = V_{CC}  or  GND & 3.3  V & 500 \\ \hline V_I = V_{CC}  or  GND & 3.3  V & 500 \\ \hline V_I = V_{CC}  or  GND & 3.3  V & 500 \\ \hline V_I = V_{CC}  or  GND & 3.3  V & 500 \\ \hline V_I = V_{CC}  or  GND & 3.3  V & 500 \\ \hline V_I = V_{CC}  or  GND & 3.3  V & 500 \\ \hline V_I = V_{CC}  or  GND & 3.3  V & 500 \\ \hline \end{array}$	

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	PARAMETER	FROM (INPUT)	TO (OUTPUT)		V <sub>CC</sub> =		V <sub>CC</sub> =		V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> = ± 0.3	3.3 V 3 V	UNIT
	(INPOT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX			
t <sub>pd</sub>	Α	Υ									ns		
t <sub>en</sub>	OE or OE	Y								·	ns		
t <sub>dis</sub>	OE or OE	Υ									ns		

<sup>&</sup>lt;sup>‡</sup> This is the bus-hold maximum dynamic current required to switch the input from one state to another.

<sup>§</sup> This applies in the disabled state only.


# **SN74LVCH16241A** 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SCAS348E - MARCH 1994 - REVISED JUNE 1998

# operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 1.8 V ± 0.15 V	V <sub>CC</sub> = 2.5 V ± 0.2 V	V <sub>CC</sub> = 3.3 V ± 0.3 V	UNIT	
			TYP	TYP	TYP		
Power dissipation capacitance Outputs 6		Outputs enabled	f = 10 MHz				PΓ
C <sub>pd</sub>	per buffer/driver Outputs disable		1 = 10 WIHZ				þг



# PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ ,  $t_f \leq$  2 ns.  $t_f \leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

# PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 2.5 V $\pm$ 0.2 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 2$  ns.  $t_f \leq 2$  ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



# PRODUCT PREVIEW

# PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 2.7 V AND 3.3 V $\pm$ 0.3 V



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- $\ensuremath{\mathsf{D}}.$  The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tplH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms