Low-Voltage 1.8/2.5/3.3V 16-Bit Transceiver

With 3.6V–Tolerant Inputs and Outputs (3–State, Non–Inverting)

The NL74VCX16245 is an advanced performance, non-inverting 16–bit transceiver. It is designed for very high–speed, very low–power operation in 1.8V, 2.5V or 3.3V systems.

When operating at 2.5V (or 1.8V) the part is designed to tolerate voltages it may encounter on either inputs or outputs when interfacing to 3.3V busses. It is guaranteed to be over-voltage tolerant to 3.6V.

The VCX16245 is designed with byte control. It can be operated as two separate octals, or with the controls tied together, as a 16–bit wide function. The Transmit/Receive (T/Rn) inputs determine the direction of data flow through the bi–directional transceiver. Transmit (active–HIGH) enables data from A ports to B ports; Receive (active–LOW) enables data from B to A ports. The Output Enable inputs (\overline{OEn}), when HIGH, disable both A and B ports by placing them in a HIGH Z condition.

- Designed for Low Voltage Operation: $V_{CC} = 1.65 3.6V$
- 3.6V Tolerant Inputs and Outputs
- High Speed Operation: 2.5ns max for 3.0 to 3.6V
 3.0ns max for 2.3 to 2.7V
 6.0ns max for 1.65 to 1.95V
- Static Drive: ±24mA Drive at 3.0V ±18mA Drive at 2.3V ±6mA Drive at 1.65V
- Supports Live Insertion and Withdrawal
- IOFF Specification Guarantees High Impedance When $V_{CC} = 0V$
- Near Zero Static Supply Current in All Three Logic States (20µA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds ±300mA @ 125°C
- ESD Performance: Human Body Model >2000V; Machine Model >200V




ON Semiconductor

http://onsemi.com



TSSOP-48 DT SUFFIX CASE 1201

MARKING DIAGRAM




PIN NAMES

Pins	Function
OEn	Output Enable Inputs
T/Rn	Transmit/Receive Inputs
A0–A15	Side A Inputs or 3–State Outputs
B0–B15	Side B Inputs or 3–State Outputs

ORDERING INFORMATION

Device	Package	Shipping
NL74VCX16245DT	TSSOP	39 / Rail
NL74VCX16245DTR2	TSSOP	2500 / Reel



Inp	uts	Outpute	Inputs		Outruite
OE1	T/R1	Outputs	OE2	OE2 T/R2 Outputs	
L	L	Bus B0:7 Data to Bus A0:7	L	L	Bus B8:15 Data to Bus A8:15
L	Н	Bus A0:7 Data to Bus B0:7	L	Н	Bus A8:15 Data to Bus B8:15
Н	Х	High Z State on A0:7, B0:7	Н	Х	High Z State on A8:15, B8:15

H = High Voltage Level; L = Low Voltage Level; X = High or Low Voltage Level and Transitions Are Acceptable

ABSOLUTE MAXIMUM RATINGS*

Symbol	Parameter	Value	Condition	Unit
V _{CC}	DC Supply Voltage	-0.5 to +4.6		V
VI	DC Input Voltage	$-0.5 \le V_I \le +4.6$		V
VO	DC Output Voltage	$-0.5 \le V_O \le +4.6$	Output in 3–State	V
		$-0.5 \le V_O \le V_{CC} + 0.5$	Note 1.; Outputs Active	V
lικ	DC Input Diode Current	-50	V _I < GND	mA
lok	DC Output Diode Current	-50	V _O < GND	mA
		+50	AO > ACC	mA
IO	DC Output Source/Sink Current	±50		mA
ICC	DC Supply Current Per Supply Pin	±100		mA
I _{GND}	DC Ground Current Per Ground Pin	±100		mA
T _{STG}	Storage Temperature Range	-65 to +150		°C

* Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated conditions is not implied.

1. IO absolute maximum rating must be observed.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Мах	Unit
VCC	Supply Voltage	Operating Data Retention Only	1.65 1.2	3.3 3.3	3.6 3.6	V
VI	Input Voltage		-0.3		3.6	V
VO	Output Voltage	(Active State) (3–State)	0 0		V _{CC} 3.6	V
ЮН	HIGH Level Output Current, $V_{CC} = 3.0V - 3.6V$				-24	mA
IOL	LOW Level Output Current, V _{CC} = 3.0V – 3.6V				24	mA
IОН	HIGH Level Output Current, V _{CC} = 2.3V – 2.7V				-18	mA
IOL	LOW Level Output Current, V _{CC} = 2.3V – 2.7V				18	mA
ЮН	HIGH Level Output Current, V _{CC} = 1.65 – 1.95V				-6	mA
I _{OL}	LOW Level Output Current, $V_{CC} = 1.65 - 1.95V$				6	mA
Т _А	Operating Free–Air Temperature		-40		+85	°C
$\Delta t / \Delta V$	Input Transition Rise or Fall Rate, VIN from 0.8V to 2	.0V, V _{CC} = 3.0V	0		10	ns/V

DC ELECTRICAL CHARACTERISTICS

			T _A = -40°	C to +85°C	1
Symbol	Characteristic	Condition	Min	Max	Unit
VIH	HIGH Level Input Voltage (Note 2.)	1.65V ≤ V _{CC} < 2.3V	0.65 x V _{CC}		V
		$2.3V \le V_{CC} \le 2.7V$	1.6		
		2.7V < V _{CC} ≤ 3.6V	2.0		
VIL	LOW Level Input Voltage (Note 2.)	1.65V ≤ V _{CC} < 2.3V		0.35 x V _{CC}	V
		$2.3V \le V_{CC} \le 2.7V$		0.7	
		2.7V < V _{CC} ≤ 3.6V		0.8	
VOH	HIGH Level Output Voltage	$1.65V \le V_{CC} \le 3.6V; I_{OH} = -100\mu A$	V _{CC} - 0.2		V
		V _{CC} = 1.65V; I _{OH} = -6mA	1.25		
		V _{CC} = 2.3V; I _{OH} = -6mA	2.0		
		$V_{CC} = 2.3V; I_{OH} = -12mA$	1.8		
		V _{CC} = 2.3V; I _{OH} = -18mA	1.7		
		$V_{CC} = 2.7V; I_{OH} = -12mA$	2.2		
		$V_{CC} = 3.0V; I_{OH} = -18mA$	2.4		
		$V_{CC} = 3.0V; I_{OH} = -24mA$	2.2		
VOL	LOW Level Output Voltage	$1.65V \le V_{CC} \le 3.6V; I_{OL} = 100\mu A$		0.2	V
		V _{CC} = 1.65V; I _{OL} = 6mA		0.3	
		V _{CC} = 2.3V; I _{OL} = 12mA		0.4	
		V _{CC} = 2.3V; I _{OL} = 18mA		0.6	
		V _{CC} = 2.7V; I _{OL} = 12mA		0.4	
		V _{CC} = 3.0V; I _{OL} = 18mA		0.4	
		$V_{CC} = 3.0V; I_{OL} = 24mA$		0.55	
lj –	Input Leakage Current	$1.65V \le V_{CC} \le 3.6V; \ 0V \le V_I \le 3.6V$		±5.0	μA
IOZ	3–State Output Current	$1.65 \text{V} \leq \text{V}_{CC} \leq 3.6 \text{V}; \ 0 \text{V} \leq \text{V}_{O} \leq 3.6 \text{V}; \\ \text{V}_{I} = \text{V}_{IH} \text{ or } \text{V}_{IL}$		±10	μA
IOFF	Power–Off Leakage Current	$V_{CC} = 0V; V_{I} \text{ or } V_{O} = 3.6V$		10	μΑ
ICC	Quiescent Supply Current (Note 3.)	$1.65V \le V_{CC} \le 3.6V; V_{I} = GND \text{ or } V_{CC}$		20	μΑ
		$1.65V \le V_{CC} \le 3.6V; \ 3.6V \le V_I, \ V_O \le 3.6V$		±20	μΑ
∆ICC	Increase in I _{CC} per Input	$2.7V < V_{CC} \le 3.6V; V_{IH} = V_{CC} - 0.6V$	1	750	μA

2. These values of V_I are used to test DC electrical characteristics only.

3. Outputs disabled or 3-state only.

AC CHARACTERISTICS (Note 4.; $t_R = t_F = 2.0ns$; $C_L = 30pF$; $R_L = 500\Omega$)

				Limits					
				T _A = −40°C to +85°C					
			V _{CC} = 3.0	0V to 3.6V	V _{CC} = 2.3	3V to 2.7V	V _{CC} = 1.6	65 to1.95V	
Symbol	Parameter	Waveform	Min	Max	Min	Max	Min	Max	Unit
^t PLH ^t PHL	Propagation Delay Input to Output	1	0.8 0.8	2.5 2.5	1.0 1.0	3.0 3.0	1.5 1.5	6.0 6.0	ns
^t PZH ^t PZL	Output Enable Time to High and Low Level	2	0.8 0.8	3.8 3.8	1.0 1.0	4.9 4.9	1.5 1.5	9.3 9.3	ns
^t PHZ ^t PLZ	Output Disable Time From High and Low Level	2	0.8 0.8	3.7 3.7	1.0 1.0	4.2 4.2	1.5 1.5	7.6 7.6	ns
^t OSHL ^t OSLH	Output-to-Output Skew (Note 5.)			0.5 0.5		0.5 0.5		0.75 0.75	ns

4. For $C_L = 50 pF$, add approximately 300ps to the AC maximum specification.

 Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH–to–LOW (t_{OSHL}) or LOW–to–HIGH (t_{OSLH}); parameter guaranteed by design.

DYNAMIC SWITCHING CHARACTERISTICS

			T _A = +25°C	
Symbol	Characteristic	Condition	Тур	Unit
VOLP	Dynamic LOW Peak Voltage	V_{CC} = 1.8V, C_L = 30pF, V_{IH} = V_{CC} , V_{IL} = 0V	0.25	V
	(Note 6.)	V_{CC} = 2.5V, C_{L} = 30pF, V_{IH} = V_{CC} , V_{IL} = 0V	0.6	1
		V_{CC} = 3.3V, C_{L} = 30pF, V_{IH} = V_{CC} , V_{IL} = 0V	0.8	1
VOLV	Dynamic LOW Valley Voltage	V_{CC} = 1.8V, C_L = 30pF, V_{IH} = V_{CC} , V_{IL} = 0V	-0.25	V
	(Note 6.)	V_{CC} = 2.5V, C_L = 30pF, V_{IH} = V_{CC} , V_{IL} = 0V	-0.6]
		V_{CC} = 3.3V, C_{L} = 30pF, V_{IH} = V_{CC} , V_{IL} = 0V	-0.8	
VOHV	Dynamic HIGH Valley Voltage	V_{CC} = 1.8V, C_L = 30pF, V_{IH} = V_{CC} , V_{IL} = 0V	1.5	V
	(Note 7.)	V_{CC} = 2.5V, C_L = 30pF, V_{IH} = V_{CC} , V_{IL} = 0V	1.9]
		V_{CC} = 3.3V, C_{L} = 30pF, V_{IH} = V_{CC} , V_{IL} = 0V	2.2]


6. Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state. 7. Number of outputs defined as "n". Measured with "n–1" outputs switching from HIGH-to–LOW or LOW-to–HIGH. The remaining output is

measured in the HIGH state.

CAPACITIVE CHARACTERISTICS

Symbol	Parameter	Condition	Typical	Unit
C _{IN}	Input Capacitance	Note 8.	6	pF
COUT	Output Capacitance	Note 8.	7	pF
C _{PD}	Power Dissipation Capacitance	Note 8., 10MHz	20	pF


8. $V_{CC} = 1.8$, 2.5 or 3.3V; $V_I = 0V$ or V_{CC} .



WAVEFORM 2 - OUTPUT ENABLE AND DISABLE TIMES $t_R = t_F = 2.0$ ns, 10% to 90%; f = 1MHz; $t_W = 500$ ns

Figure 3. AC Waveforms

	Vcc				
Symbol	3.3V ±0.3V	2.5V ±0.2V	1.8V ±0.15V		
VIH	2.7V	VCC	VCC		
V _m	1.5V	V _{CC} /2	V _{CC} /2		
V _X	V _{OL} + 0.3V	V _{OL} + 0.15V	V _{OL} + 0.15V		
Vy	V _{OH} – 0.3V	V _{OH} – 0.15V	V _{OH} – 0.15V		




TEST	SWITCH
^t PLH ^{, t} PHL	Open
tpzL, tpLZ	6V at V _{CC} = 3.3 ±0.3V; V _{CC} × 2 at V _{CC} = 2.5 ±0.2V; 1.8V ±0.15V
^t PZH ^{, t} PHZ	GND

 $C_L = 30 pF$ or equivalent (Includes jig and probe capacitance)

 $R_L = 500\Omega$ or equivalent (induced) is an pro- $R_T = Z_{OUT}$ of pulse generator (typically 50 Ω)


Figure 4. Test Circuit



WAVEFORM 4 - OUTPUT ENABLE AND DISABLE TIMES $t_R = t_F = 2.0$ ns, 10% to 90%; f = 1MHz; $t_W = 500$ ns

Figure 5. AC Waveforms

	Vcc		
Symbol	3.3V ±0.3V	2.7V	
VIH	2.7V	2.7V	
Vm	1.5V	1.5V	
V _X	V _{OL} + 0.3V	V _{OL} + 0.3V	
Vy	V _{OH} – 0.3V	V _{OH} – 0.3V	



TEST	SWITCH
^t PLH ^{, t} PHL	Open
^t PZL, ^t PLZ	6V at V _{CC} = 3.3 ±0.3V; V _{CC} × 2 at V _{CC} = 2.5 ±0.2V; 1.8 ±0.15V
^t PZH ^{, t} PHZ	GND

 $C_L = 50 pF$ or equivalent (Includes jig and probe capacitance)

 $R_L = 500\Omega$ or equivalent (induced) is an pro- $R_T = Z_{OUT}$ of pulse generator (typically 50 Ω)

Figure 6. Test Circuit


AC CHARACTERISTICS ($t_R = t_F = 2.0ns$; $C_L = 50pF$; $R_L = 500\Omega$)


				- 1			
			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$				
			V _{CC} = 3.0	OV to 3.6V	V _{CC} =	= 2.7V	1
Symbol	Parameter	Waveform	Min	Max	Min	Max	Unit
^t PLH ^t PHL	Propagation Delay Input to Output	3	1.0 1.0	3.0 3.0		3.6 3.6	ns
^t PZH ^t PZL	Output Enable Time to High and Low Level	4	1.0 1.0	4.4 4.4		5.4 5.4	ns
^t PHZ ^t PLZ	Output Disable Time From High and Low Level	4	1.0 1.0	4.1 4.1		4.6 4.6	ns
^t OSHL ^t OSLH	Output–to–Output Skew (Note 9.)			0.5 0.5		0.5 0.5	ns

 Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toshL) or LOW-to-HIGH (tosLH); parameter guaranteed by design.

PACKAGE DIMENSIONS

TSSOP **DT SUFFIX** CASE 1201-01 **ISSUE A**






NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (# 0004) DED SHE SHALL NOT EXCEED 0.15 (0.006) PER SIDE. 4. DIMENSION K DOES NOT INCLUDE DAMBAR

PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.


5. TERMINAL NUMBERS ARE SHOWN FOR

REFERENCE ONLY. DIMENSIONS A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-. 6.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
A	12.40	12.60	0.488	0.496	
В	6.00	6.20	0.236	0.244	
С		1.10		0.043	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.50 BSC		0.0197 BSC		
Н	0.37		0.015		
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.17	0.27	0.007	0.011	
K1	0.17	0.23	0.007	0.009	
L	7.95	8.25	0.313	0.325	
Μ	0 °	8 °	0 °	8 °	



Package Footprint





Tape Size	B ₁ Max	D	D ₁	E	F	К	Р	P ₀	P ₂	R	т	w
24mm	20.1mm (0.791″)	1.5 + 0.1mm -0.0 (0.059 +0.004" -0.0)	1.5mm Min (0.060″)	1.75 ±0.1 mm (0.069 ±0.004")	11.5 ±0.10 mm (0.453 ±0.004")	11.9 mm Max (0.468")	16.0 ±0.1 mm (0.63 ±0.004")	4.0 ±0.1 mm (0.157 ±0.004")	2.0 ±0.1 mm (0.079 ±0.004")	30 mm (1.18″)	0.6 mm (0.024")	24.3 mm (0.957")

		(Soo Notos	1 and 2
EMBOSSED CARRIER	DIMENSIONS	(See Notes	1 and Z

1. Metric Dimensions Govern–English are in parentheses for reference only.

 A₀, B₀, and K₀ are determined by component size. The clearance between the components and the cavity must be within 0.05 mm min to 0.50 mm max. The component cannot rotate more than 10° within the determined cavity





Figure 8. Reel Dimensions

REEL DIMENSIONS

Tape Size	A Max	G	t Max
24 mm	360 mm	24.4 mm + 2.0 mm, -0.0	30.4 mm
	(14.173")	(0.961" + 0.078", -0.00)	(1.197″)








Figure 10. Tape Ends for Finished Goods




Figure 11. Reel Configuration

ON Semiconductor and without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: ONlit@hibbertco.com Fax Response Line: 303–675–2167 or 800–344–3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor – European Support German Phone: (+1) 303–308–7140 (M–F 1:00pm to 5:00pm Munich Time)

Email: ONlit-german@hibbertco.com

- French Phone: (+1) 303–308–7141 (M–F 1:00pm to 5:00pm Toulouse Time) Email: ONlit-french@hibbertco.com
- English Phone: (+1) 303–308–7142 (M–F 12:00pm to 5:00pm UK Time) Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781 *Available from Germany, France, Italy, England, Ireland

CENTRAL/SOUTH AMERICA:

Spanish Phone: 303–308–7143 (Mon–Fri 8:00am to 5:00pm MST) Email: ONlit–spanish@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support Phone: 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time) Toll Free from Hong Kong & Singapore: 001–800–4422–3781 Email: ONlit–asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–8549 Phone: 81–3–5740–2745 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.