

GD54/74LS175

QUAD D-TYPE FLIP-FLOPS

Feature

- Contains Four Flip-Flops with Double-Rail Outputs
- Buffered Clock and Direct Clear Inputs
- Individual Data Input to Each Flip-Flop
- Applications: Buffer/Storage Registers
Shift Registers
Pattern Generators

Description

This monolithic, positive edge-triggered flip-flops utilize, TTL circuitry to implement D-type flip-flop logic.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.


Function Table

INPUTS			OUTPUTS	
CLEAR	CLOCK	D	Q	\bar{Q}
L	X	X	L	H
H	\uparrow^*	H	H	L
H	\uparrow^*	L	L	H
H	L	X	Q_O	\bar{Q}_O

* \uparrow = transition from low to high level.


Q_O = the level of Q before the indicated steady-state input conditions were established.

Pin Configuration



Suffix-Blank: Plastic Dual In Line Package
Suffix-J : Ceramic Dual In Line Package

Schematics of Inputs and Outputs



Absolute Maximum Ratings

- Supply voltage, V_{CC} 7V
- Input voltage 7V
- Operating free-air temperature range 54LS -55°C to 125°C
74LS 0°C to 70°C
- Storage temperature range -65°C to 150°C

Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage		54	4.5	5	5.5
			74	4.75	5	5.25
I _{OH}	High-level output current		54, 74	-400		μA
I _{OL}	Low-level output current		54	4		mA
			74	8		
f _{CLOCK}	Clock frequency			0	30	MHz
t _w	Width of clock or clear pulse			20		
t _{SU}	Set up time	Data input		20		
		Clear inactive-state		25		
t _H	Data hold time			5		
T _A	Operating free-air temperature		54	-55	125	°C
			74	0	70	

Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT	
V _{IH}	High-level input voltage			2		V		
V _{IL}	Low-level input voltage			54	0.7		V	
				74	0.8			
V _{IK}	Input clamp voltage	V _{CC} =Min, I _I =-18mA		-1.5		V		
V _{OH}	High-level output voltage	V _{CC} =Min	V _{IL} =Max	54	2.5	3.4	V	
		I _{OH} =Max	V _{IH} =Min	74	2.7	3.4		
V _{OL}	Low-level output voltage	V _{CC} =Min	I _{OL} =4mA	54, 74	0.25	0.4	V	
		V _{IL} =Max	I _{OL} =8mA	74	0.35	0.5		
I _I	Input current at maximum input voltage	V _{CC} =Max, V _I =7V		0.1		mA		
I _{IH}	High-level input current	V _{CC} =Max, V _I =2.7V		20		μA		
I _{IL}	Low-level input current	V _{CC} =Max, V _I =0.4V		-0.4		mA		
I _{OS}	Short-circuit output current	V _{CC} =Max (Note 2)		-20	-100	mA		
I _{CC}	Supply current	V _{CC} =5.25V, (Note 3)		11	18	mA		

Note 1: All typical values are at V_{CC}=5V, T_A=25°C.

Note 2: Not more than one output should be shorted at a time, and duration should not exceed one second.


Note 3: With all outputs open and 4.5V applied to all data and clear inputs. I_{CC} is measured after a momentary ground, then 4.5V is applied to clock.

Switching Characteristics, $V_{CC} = 5V$, $T_A = 25^\circ C$

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
f_{max}	Maximum clock frequency	$C_L = 15\text{pF}, R_L = 2\text{k}\Omega$	30	40		MHz
t_{PLH}	Propagation delay time, low-to-high-level output from clear		20	30		ns
t_{PHL}	Propagation delay time, high-to-low-level output from clear		20	30		ns
t_{PLH}	Propagation delay time, low-to-high-level output from clock		13	25		ns
t_{PHL}	Propagation delay time, high-to-low-level output from clock		16	25		ns

For load circuit and voltage waveforms, see page 3-11.

Function Block Diagram



Application Example

TIMING PULSE GENERATOR

