- **State-of-the-Art BiCMOS Design Significantly Reduces I_{CCZ}**

- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**

- **3-State Inverting Buffer-Type Outputs Drive Bus Lines Directly**

- **Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK) and Flatpacks (W), and Standard Plastic and Ceramic 300-mil DIPs (JT, NT)**

SN54BCT29826 . . . JT OR W PACKAGE
SN74BCT29826 . . . DW OR NT PACKAGE
(TOP VIEW)

Pin		Pin	
$\overline{OE1}$	1	24	V_{CC}
$\overline{OE2}$	2	23	$\overline{OE3}$
$1\overline{D}$	3	22	1Q
$2\overline{D}$	4	21	2Q
$3\overline{D}$	5	20	3Q
$4\overline{D}$	6	19	4Q
$5\overline{D}$	7	18	5Q
$6\overline{D}$	8	17	6Q
$7\overline{D}$	9	16	7Q
$8\overline{D}$	10	15	8Q
$\overline{CLR}$	11	14	$\overline{CLKEN}$
GND	12	13	CLK

SN54BCT29826 . . . FK PACKAGE
(TOP VIEW)

Top row pins: $1\overline{D}$ (4), $\overline{OE2}$ (3), $\overline{OE1}$ (2), NC (1), V_{CC} (28), $\overline{OE3}$ (27), 1Q (26)

Left side: $2\overline{D}$ (5), $3\overline{D}$ (6), $4\overline{D}$ (7), NC (8), $5\overline{D}$ (9), $6\overline{D}$ (10), $7\overline{D}$ (11)

Right side: 2Q (25), 3Q (24), 4Q (23), NC (22), 5Q (21), 6Q (20), 7Q (19)

Bottom row pins: $8\overline{D}$ (12), $\overline{CLR}$ (13), GND (14), NC (15), CLK (16), $\overline{CLKEN}$ (17), 8Q (18)

NC – No internal connection

description

These 8-bit bus-interface flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

The eight flip-flops are edge-triggered D-type flip-flops. With the clock-enable ($\overline{CLKEN}$) input low, the device enters data on the low-to-high transition of the clock. Taking $\overline{CLKEN}$ high disables the clock buffer, thus latching the outputs. Taking the clear ($\overline{CLR}$) input low causes the eight Q outputs to go low independently of the clock.

Buffered output-enable ($\overline{OE1}$, $\overline{OE2}$, or $\overline{OE3}$) inputs can be used to place the eight outputs in either a normal logic state (high or low) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable inputs do not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54BCT29826 is characterized for operation over the full military temperature range of −55°C to 125°C. The SN74BCT29826 is characterized for operation from 0°C to 70°C.

Copyright © 1993, Texas Instruments Incorporated

TEXAS INSTRUMENTS

FUNCTION TABLE

| INPUTS					OUTPUT
$\overline{OE}$†	$\overline{CLR}$	$\overline{CLKEN}$	CLK	$\overline{D}$	Q
L	L	X	X	X	L
L	H	L	↑	H	L
L	H	L	↑	L	H
L	H	H	H or L	X	Q_0
H	X	X	X	X	Z

† $\overline{OE}$ = H if any of the output-enable inputs is high.
$\overline{OE}$ = L if all of the output-enable inputs are low.

logic symbol‡

‡ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the DW, JT, NT, and W packages.

TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

logic diagram (positive logic)

To Seven Other Channels

Pin numbers shown are for the DW, JT, NT, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC} .... −0.5 V to 7 V
Input voltage range, V_I (see Note 1) .... −0.5 V to 7 V
Voltage range applied to any output in the disabled or power-off state, V_O .... −0.5 V to 5.5 V
Voltage range applied to any output in the high state, V_O .... −0.5 V to V_{CC}
Input clamp current, I_{IK} (V_I < 0) .... −30 mA
Current into any output in the low state, I_O: SN54BCT29826 .... 48 mA
                                                            SN74BCT29826 .... 96 mA
Operating free-air temperature range: SN54BCT29826 .... −55°C to 125°C
                                                  SN74BCT29826 .... 0°C to 70°C
Storage temperature range .... −65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1:   The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions

		SN54BCT29826			SN74BCT29826			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
I_{IK}	Input clamp current			−18			−18	mA
I_{OH}	High-level output current			−15			−24	mA
I_{OL}	Low-level output current			24			48	mA
T_A	Operating free-air temperature	−55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54BCT29826 MIN	TYP†	MAX	SN74BCT29826 MIN	TYP†	MAX	UNIT
V_{IK}	$V_{CC} = 4.5$ V,	$I_I = -18$ mA			−1.2			−1.2	V
V_{OH}	$V_{CC} = 4.5$ V	$I_{OH} = -15$ mA	2	3.2		2.4	3.3		V
		$I_{OH} = -24$ mA				2	3.1		
	$V_{CC} = 4.75$ V,	$I_{OH} = -3$ mA				2.7			
V_{OL}	$V_{CC} = 4.5$ V	$I_{OL} = 24$ mA		0.38	0.55				V
		$I_{OL} = 48$ mA					0.42	0.55	
I_I	$V_{CC} = 5.5$ V,	$V_I = 7$ V			0.1			0.1	mA
I_{IH}	$V_{CC} = 5.5$ V,	$V_I = 2.7$ V	−10		−75	−10		−75	μA
I_{IL}	$V_{CC} = 5.5$ V,	$V_I = 0.5$ V			−0.2			−0.2	mA
I_{OS}‡	$V_{CC} = 5.5$ V,	$V_O = 0$	−75		−250	−75		−250	mA
I_{OZH}	$V_{CC} = 5.5$ V,	$V_O = 2.7$ V			20			20	μA
I_{OZL}	$V_{CC} = 5.5$ V,	$V_O = 0.5$ V			−20			−20	μA
I_{CCL}	$V_{CC} = 5.5$ V,	Outputs open		26	40		26	40	mA
I_{CCH}	$V_{CC} = 5.5$ V,	Outputs open		10	15		10	15	mA
I_{CCZ}	$V_{CC} = 5.5$ V,	Outputs open		6	10		6	10	mA
C_i	$V_{CC} = 5$ V,	$V_I = 2.5$ V or 0.5 V		5			5		pF
C_o	$V_{CC} = 5$ V,	$V_O = 2.5$ V or 0.5 V		7			7		pF

† All typical values are at $V_{CC} = 5$ V, $T_A = 25°$C.
‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			$V_{CC} = 5$ V, $T_A = 25°$C MIN	MAX	SN54BCT29826 MIN	MAX	SN74BCT29826 MIN	MAX	UNIT
f_{clock}	Clock frequency		0	125	0	125	0	125	MHz
t_w	Pulse duration	$\overline{CLR}$ low	5		5		5		ns
		CLK high or low	4		4		4		
t_{su}	Setup time before CLK↑	Data high	3		3		3		ns
		Data low	6		6		6		
		$\overline{CLR}$	1		1		1		
		$\overline{CLKEN}$ high	6		6		6		
		$\overline{CLKEN}$ low	7		7		7		
t_h	Hold time after CLK↑	Data high	0.5		0.5		0.5		ns
		Data low	1.5		1.5		1.5		
		$\overline{CLKEN}$ high or low	1		1		1		

TEXAS
INSTRUMENTS
POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC} = 5 V, T_A = 25°C			SN54BCT29826		SN74BCT29826		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f_{max}			125			125		125		MHz
t_{PLH}	CLK	Q	1.5	5.8	8.1	1.5	10	1.5	9.1	ns
t_{PHL}			2.4	6	8	2.4	9.4	2.4	8.6	
t_{PHL}	$\overline{CLR}$	Q	2.2	6.3	8.7	2.2	10	2.2	9.9	ns
t_{PZH}	$\overline{OE}$	Q	1.5	6	8.4	1.5	10.6	1.5	10	ns
t_{PZL}			4	8.8	11.3	4	13.4	4	12.9	
t_{PHZ}	$\overline{OE}$	Q	1.6	5.6	7.7	1.6	9.7	1.6	8.9	ns
t_{PLZ}			1	4.9	7	1	8.8	1	7.7	

NOTE 2:   Load circuits and voltage waveforms are shown in Section 1.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.