

SN54HC273, SN74HC273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SCLS136B – DECEMBER 1982 – REVISED MAY 1997

- Contain Eight Flip-Flops With Single-Rail Outputs
- Direct Clear Input
- Individual Data Input to Each Flip-Flop
- Applications Include:
 - Buffer/Storage Registers
 - Shift Registers
 - Pattern Generators
- Package Options Include Plastic Small-Outline (DW), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs


description

These circuits are positive-edge-triggered D-type flip-flops with a direct clear ($\overline{\text{CLR}}$) input.


Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output.

The SN54HC273 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74HC273 is characterized for operation from -40°C to 85°C .

SN54HC273 . . . J OR W PACKAGE
SN74HC273 . . . DW, N, OR PW PACKAGE
(TOP VIEW)



SN54HC273 . . . FK PACKAGE
(TOP VIEW)



FUNCTION TABLE
(each flip-flop)

INPUTS			OUTPUT
$\overline{\text{CLR}}$	CLK	D	Q
L	X	X	L
H	\uparrow	H	H
H	\uparrow	L	L
H	L	X	Q_0



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54HC273, SN74HC273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR


SCLS136B – DECEMBER 1982 – REVISED MAY 1997

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



logic diagram, each flip-flop (positive logic)



SN54HC273, SN74HC273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SCLS136B – DECEMBER 1982 – REVISED MAY 1997

absolute maximum ratings over operating free-air temperature range†

Supply voltage range, V_{CC}	–0.5 V to 7 V	
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see Note 1)	±20 mA	
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) (see Note 1)	±20 mA	
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±25 mA	
Continuous current through V_{CC} or GND	±50 mA	
Package thermal impedance, θ_{JA} (see Note 2):	DW package	97°C/W
	N package	67°C/W
	PW package	128°C/W
Storage temperature range, T_{stg}	–65°C to 150°C	

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 2. The package thermal impedance is calculated in accordance with JEDEC 51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions

		SN54HC273			SN74HC273			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX		
V_{CC}	Supply voltage	2	5	6	2	5	6	V	
V_{IH}	High-level input voltage	$V_{CC} = 2$ V		1.5	$V_{CC} = 2$ V		1.5	V	
		$V_{CC} = 4.5$ V		3.15	$V_{CC} = 4.5$ V		3.15		
		$V_{CC} = 6$ V		4.2	$V_{CC} = 6$ V		4.2		
V_{IL}	Low-level input voltage	$V_{CC} = 2$ V		0	0.5	$V_{CC} = 2$ V		V	
		$V_{CC} = 4.5$ V		0	1.35	$V_{CC} = 4.5$ V			1.35
		$V_{CC} = 6$ V		0	1.8	$V_{CC} = 6$ V			1.8
V_I	Input voltage	0	V_{CC}		0	V_{CC}		V	
V_O	Output voltage	0	V_{CC}		0	V_{CC}		V	
t_t	Input transition (rise and fall) time	$V_{CC} = 2$ V		0	1000	$V_{CC} = 2$ V		ns	
		$V_{CC} = 4.5$ V		0	500	$V_{CC} = 4.5$ V			500
		$V_{CC} = 6$ V		0	400	$V_{CC} = 6$ V			400
T_A	Operating free-air temperature	–55	125		–40	85		°C	



**SN54HC273, SN74HC273
OCTAL D-TYPE FLIP-FLOPS
WITH CLEAR**

SCLS136B – DECEMBER 1982 – REVISED MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V _{CC}	T _A = 25°C			SN54HC273		SN74HC273		UNIT	
				MIN	TYP	MAX	MIN	MAX	MIN	MAX		
V _{OH}	V _I = V _{IH} or V _{IL}	I _{OH} = -20 μA	2 V	1.9	1.998		1.9		1.9	V		
			4.5 V	4.4	4.499		4.4		4.4			
			6 V	5.9	5.999		5.9		5.9			
		I _{OH} = -4 mA	4.5 V	3.98	4.3		3.7		3.84			
		I _{OH} = -5.2 mA	6 V	5.48	5.8		5.2		5.34			
V _{OL}	V _I = V _{IH} or V _{IL}	I _{OL} = 20 μA	2 V		0.002	0.1		0.1		0.1	V	
			4.5 V		0.001	0.1		0.1		0.1		
			6 V		0.001	0.1		0.1		0.1		
		I _{OL} = 4 mA	4.5 V		0.17	0.26		0.4		0.33		
		I _{OL} = 5.2 mA	6 V		0.15	0.26		0.4		0.33		
I _I	V _I = V _{CC} or 0		6 V		±0.1	±100		±1000		±1000	nA	
I _{CC}	V _I = V _{CC} or 0, I _O = 0		6 V					8		160	80	μA
C _i			2 V to 6 V			3	10			10	10	pF

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		V _{CC}	T _A = 25°C		SN54HC273		SN74HC273		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	2 V	0	5	0	4	0	4	MHz
		4.5 V	0	27	0	18	0	21	
		6 V	0	32	0	21	0	25	
t _w	Pulse duration	CLR low	2 V	80		120		100	ns
			4.5 V	16		24		20	
			6 V	14		20		17	
		CLK high or low	2 V	80		120		100	
			4.5 V	16		24		20	
			6 V	14		20		17	
t _{su}	Setup time before CLK↑	Data	2 V	100		150		125	ns
			4.5 V	20		30		25	
			6 V	17		25		21	
		CLR inactive	2 V	100		150		125	
			4.5 V	20		30		25	
			6 V	17		25		21	
t _h	Hold time, data after CLK↑	2 V	0		0		0	ns	
		4.5 V	0		0		0		
		6 V	0		0		0		



SN54HC273, SN74HC273
OCTAL D-TYPE FLIP-FLOPS
WITH CLEAR

SCLS136B – DECEMBER 1982 – REVISED MAY 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC}	$T_A = 25^\circ\text{C}$			SN54HC273		SN74HC273		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f_{max}			2 V	5	11		4		4	MHz	
			4.5 V	27	50		18		21		
			6 V	32	60		21		25		
t_{PHL}	$\overline{\text{CLR}}$	Any	2 V		55	160		240		200	ns
			4.5 V		15	32		48		40	
			6 V		12	27		41		34	
t_{pd}	CLK	Any	2 V		56	160		240		200	ns
			4.5 V		15	32		48		40	
			6 V		13	27		41		34	
t_t		Any	2 V		38	75		110		95	ns
			4.5 V		8	15		22		19	
			6 V		6	13		19		16	


operating characteristics, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
C_{pd} Power dissipation capacitance per flip-flop	No load	35	pF


SN54HC273, SN74HC273
OCTAL D-TYPE FLIP-FLOPS
WITH CLEAR

SCLS136B – DECEMBER 1982 – REVISED MAY 1997


PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT



VOLTAGE WAVEFORMS
PULSE DURATIONS



VOLTAGE WAVEFORMS
SETUP AND HOLD AND INPUT RISE AND FALL TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES

- NOTES:
- A. C_L includes probe and test-fixture capacitance.
 - B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r = 6 \text{ ns}$, $t_f = 6 \text{ ns}$.
 - C. For clock inputs, f_{max} is measured when the input duty cycle is 50%.
 - D. The outputs are measured one at a time with one input transition per measurement.
 - E. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

[Advanced Search](#)
 [TI Home](#)
 [TI&ME](#)
 [Employment](#)
 [Tech Support](#)
 [Comments](#)
 [Site Map](#)
 [TI Global](#)

>> [Semiconductor Home](#) > [Products](#) > [Digital Logic](#) > [Flip-Flops](#) > [D-Type Flip-Flops](#) >

SN54HC273, Octal D-type Flip-Flops With Clear

Device Status: Active

- > [Description](#)
- > [Features](#)
- > [Datasheets](#)
- > [Pricing/Samples/Availability](#)
- > [Application Notes](#)
- > [Related Documents](#)
- > [Training](#)

Parameter Name	SN54HC273
Voltage Nodes (V)	6, 5, 2
Vcc range (V)	2.0 to 6.0
Input Level	CMOS
Output Level	CMOS
Output	2S
No. of Bits	8

Description

These circuits are positive-edge-triggered D-type flip-flops with a direct clear (CLR) input.

Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output.

The SN54HC273 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC273 is characterized for operation from -40°C to 85 °C.

Features

- Contain Eight Flip-Flops With Single-Rail Outputs
- Direct Clear Input
- Individual Data Input to Each Flip-Flop
- Applications Include:
 - Buffer/Storage Registers
 - Shift Registers
 - Pattern Generators
- Package Options Include Plastic Small-Outline (DW), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

To view the following documents, [Acrobat Reader 3.x](#) is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

Datasheets

Full datasheet in Acrobat PDF: [scls136b.pdf](#) (107 KB)

Full datasheet in Zipped PostScript: [scls136b.psz](#) (105 KB)

Pricing/Samples/Availability

<u>Orderable Device</u>	<u>Package</u>	<u>Pins</u>	<u>Temp (°C)</u>	<u>Status</u>	<u>Price/unit USD (100-999)</u>	<u>Pack Qty</u>	<u>DSCC Number</u>	<u>Availability / Samples</u>
84099012A	FK	20	-55 TO 125	ACTIVE	11.11	1		Check stock or order
JM38510/65601BRA	J	20	-55 TO 125	ACTIVE	11.97	1		Check stock or order
JM38510/65601BSA	W	20	-55 TO 125	ACTIVE	15.87	1		Check stock or order
SN54HC273J	J	20	-55 TO 125	ACTIVE	1.79	1		Check stock or order
SNJ54HC273FK	FK	20	-55 TO 125	ACTIVE	11.11	1	84099012A	Check stock or order
SNJ54HC273J	J	20	-55 TO 125	ACTIVE	2.10	1		Check stock or order
SNJ54HC273W	W	20	-55 TO 125	ACTIVE	12.11	1	8409901SA	Check stock or order

Application Reports

View Application Reports for [Digital Logic](#)

- [CMOS Power Consumption And CPD Calculation \(SCAA035B - Updated: 06/01/1997\)](#)
- [Designing With Logic \(SDYA009C - Updated: 06/01/1997\)](#)
- [HCMOS Design Considerations \(SCLA007 - Updated: 04/01/1996\)](#)

- [Implications Of Slow Or Floating CMOS Inputs](#) (SCBA004C - Updated: 02/01/1998)
- [Input And Output Characteristics Of Digital Integrated Circuits](#) (SDYA010 - Updated: 10/01/1996)
- [Live Insertion](#) (SDYA012 - Updated: 10/01/1996)
- [SN54/74HCT CMOS Logic Family Applications And Restrictions](#) (SCLA011 - Updated: 05/01/1996)
- [Using High Speed CMOS And Advanced CMOS In Systems With Multiple Vcc](#) (SCLA008 - Updated: 04/01/1996)

Related Documents

- [Documentation Rules \(SAP\) And Ordering Information](#) (SZZU001B, 4 KB - Updated: 05/06/1999)
- [Logic Selection Guide Second Half 2000](#) (SDYU001N, 5035 KB - Updated: 04/17/2000)
- [MicroStar Junior BGA Design Summary](#) (SCET004, 284 KB - Updated: 07/28/2000)
- [More Power In Less Space - Technical Article](#) (SCAU001A, 850 KB - Updated: 03/01/1996)

Table Data Updated on: 9/8/2000