SN74F112 DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET

SDFS048A - D2932, MARCH 1987 - REVISED OCTOBER 1993

 Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs

description

The SN74F112 contains two independent J-K negative-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the J and K inputs meeting the setup time requirements is transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. The SN74F112 can perform as a toggle flip-flop by tying J and K high.

The SN74F112 is characterized for operation from 0° C to 70° C.

D OR N PACKAGE (TOP VIEW)

1CLK		16] v _{cc}
1K 🛚	2] 1ČĽŔ
`1J [3		2CLR
1PRE	4] 2CLK
1Q [5] 2K
1 <u>Q</u> [6] 2J
2₫ [7	10	2PRE
GND [8	9] 2Q
			1

FUNCTION TABLE

	INPUTS				OUTI	PUTS
PRE	CLR	CLK	J	K	Q	Q
L	Н	Х	Х	Х	Н	L
Н	L	X	Х	Х	L	н
L	L	Х	Х	X	H [†]	нt
н	Н	1	L	L.	Q ₀	\overline{Q}_0
н	Н	\downarrow	Η.	L	н	L
Н	Н	1	L	Н	L	н
н	Н	\downarrow	н	н	Toggle	
ıН	Н	Н	Х	Х	Q ₀	\overline{Q}_0


† The output levels in this configuration are not guaranteed to meet the minimum levels for V_{OH}. Furthermore, this configuration is nonstable; that is, it will not persist when either PRE or CLR returns to its inactive (high) level.

8961723 0096365 115

SN74F112 DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET


SDFS048A - D2932, MARCH 1987 - REVISED OCTOBER 1993

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram, each flip-flop (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)\$\dagger\$

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)	1.2 V to 7 V
Input current range	-30 mA to 5 mA
Voltage range applied to any output in the high state	
Current into any output in the low state	40 mĀ
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.



SN74F112 **DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP** WITH CLEAR AND PRESET SDFS048A - D2932, MARCH 1987 - REVISED OCTOBER 1993

recommended operating conditions

		N	IIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	٧
V _{IH}	High-level input voltage		2			٧
VIL	Low-level input voltage				8.0	٧
l _{iK}	Input clamp current				-18	mA
ЮН	High-level output current				-1	mA
lOL	Low-level output current				20	mA
T _A .	Operating free-air temperature		0		70	°С

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TE	ST CONDITIONS	MIN	TYP†	MAX	UNIT	
٧ıĸ		V _{CC} = 4.5 V,	i _I = -18 mA			-1.2	V	
.,		V _{CC} = 4.5 V,	I _{OH} = - 1 mA	2.5	3.4		v	
VOH		$V_{CC} = 4.75 \text{ V},$	I _{OH} = -1 mA	2.7			٧	
VOL		$V_{CC} = 4.5 \text{ V},$	I _{OL} = 20 mA		0.3	0.5	٧	
Ιį		$V_{CC} = 5.5 \text{ V},$	V _I = 7 V			0.1	mA	
ΊΗ		V _{CC} = 5.5 V,	V _I = 2.7 V			20	μА	
	J or K					- 0.6		
l _{IL}	PRE or CLR	$V_{CC} = 5.5 \text{ V},$	$V_{ } = 0.5 V$			-3	mA	
	CLK	,				- 2.4		
los‡		V _{CC} = 5.5 V,	VO = 0	-60		-150	mA	
Icc		$V_{CC} = 5.5 \text{ V},$	See Note 2		12	19	mA	

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			V _{CC} =		MIN	MAX	UNIT	
			MIN	MAX				
fclock	Clock frequency		0	110	0	100	MHz	
tw	Pulse duration	CLK high or low	4.5		5		ns	
		CLR or PRE low	4.5		5			
	0	High	4		5			
t _{su}	Setup time, data before CLK↓	Low	3		3.5		ns	
	11.145	High	0		0			
th	Hold time, data after CLK↓	Low	0		0		ns	
t _{su}	Setup time, inactive state, data before CLK↓\$	CLR or PRE high	4		5		ns	

[§] Inactive-state state setup time is also referred to as recovery time.

[‡] Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: I_{CC} is measured with all outputs open, the Q and \overline{Q} outputs alternately high and the clock input grounded at the time of measurement.

SN74F112 DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET

SDFS048A - D2932, MARCH 1987 - REVISED OCTOBER 1993

switching characteristics (see Note 3)

PARAMETER	FROM (INPUT)	то (оитрит)	C _i	V _{CC} = 5 V, C _L = 50 pF, R _L = 500 Ω, T _A = 25°C			V_{CC} = 4.5 V to 5.5 V, C_L = 50 pF, R_L = 500 Ω, T_A = MIN to MAX †		
			MIN	TYP	MAX	MIN	MAX		
fmax			110	130		100		MHz	
t _{PLH}	CLK	Q or $\overline{\mathbb{Q}}$	1.2	4.6	6.5	1.2	7.5	ns	
^t PHL		Q or Q	1.2	4.6	6.5	1.2	7.5	110	
t _{PLH}	PRE or CLR	QorQ	1.2	4.1	6.5	1.2	7.5	ns	
t _{PHL}		Q 01 Q	1.2	4.1	6.5	1.2	7.5	115	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 3: Load circuits and waveforms are shown in Section 1.