


# CD54/74HC245 CD54/74HCT245

## High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

### Octal-Bus Transceiver, 3-State, Non-Inverting

**Type Features:**

- Buffered inputs
- 3-State outputs
- Bus line driving capability
- Typical propagation delay (A  $\leftrightarrow$  B)  
9 ns @  $V_{CC} = 5V, C_L = 15 \text{ pF}, T_A = 25^\circ \text{ C}$

The RCA-CD54/74HC245 and CD54/74HCT245 are high-speed octal 3-state bidirectional transceivers intended for two-way asynchronous communication between data buses. They have high drive current outputs which enable high-speed operation while driving large bus capacitances. They provide the low power consumption of standard CMOS circuits with speeds and drive capabilities comparable to that of LSTTL circuits.


The CD54/74HC245 and CD54/74HCT245 allow data transmission from the A bus to the B bus or from the B bus to the A bus. The logic level at the direction input (DIR) determines the direction. The output enable input ( $\overline{OE}$ ), when high, puts the I/O ports in the high-impedance state.

The HC/HCT245 is similar in operation to the HC/HCT640 and the HC/HCT643.

The CD54HC245 and CD54HCT245 are supplied in 20-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC245 and CD74HCT245 are supplied in 20-lead dual-in-line plastic packages (E suffix) and in 20-lead dual-in-line surface mount plastic packages (M suffix). Both devices are also available in chip (H suffix) form.

**Family Features:**

- Fanout (Over Temperature Range):  
Standard Outputs - 10 LSTTL Loads  
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:  
CD74HC/HCT:  $-40$  to  $+85^\circ \text{ C}$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:  
2 to 6 V Operation  
High Noise Immunity:  
 $N_{IL} = 30\%, N_{IH} = 30\%$  of  $V_{CC}$ ; @  $V_{CC} = 5V$
- CD54HCT/CD74HCT Types:  
4.5 to 5.5 V Operation  
Direct LSTTL Input Logic Compatibility  
 $V_{IL} = 0.8V \text{ Max.}, V_{IH} = 2V \text{ Min.}$   
CMOS Input Compatibility  
 $I_1 \leq 1 \mu\text{ A}$  @  $V_{OL}, V_{OH}$



LOGIC DIAGRAM

TRUTH TABLE		
CONTROL INPUTS		OPERATION
$\overline{OE}$	DIR	
L	L	B DATA TO A BUS
L	H	A DATA TO B BUS
H	X	ISOLATION

H = high level, L = low level, X = irrelevant

To prevent excess currents in the High-Z (Isolation) modes all I/O terminals should be terminated with 10K $\Omega$  to 1M $\Omega$  resistors.

# CD54/74HC245 CD54/74HCT245

**MAXIMUM RATINGS, Absolute-Maximum Values:**

DC SUPPLY-VOLTAGE, ( $V_{CC}$ ):  
(Voltages referenced to ground) ..... -0.5 to + 7 V

DC INPUT DIODE CURRENT,  $I_{IK}$  (FOR  $V_i < -0.5$  V OR  $V_i > V_{CC} + 0.5$ V) .....  $\pm 20$ mA

DC OUTPUT DIODE CURRENT,  $I_{OK}$  (FOR  $V_o < -0.5$  V OR  $V_o > V_{CC} + 0.5$ V) .....  $\pm 20$ mA

DC DRAIN CURRENT, PER OUTPUT ( $I_o$ ) (FOR  $-0.5$  V  $< V_o < V_{CC} + 0.5$ V) .....  $\pm 35$ mA

DC  $V_{CC}$  OR GROUND CURRENT ( $I_{CC}$ ) .....  $\pm 70$ mA

POWER DISSIPATION PER PACKAGE ( $P_D$ ):

For  $T_A = -40$  to  $+60^\circ$  C (PACKAGE TYPE E) ..... 500 mW

For  $T_A = +60$  to  $+85^\circ$  C (PACKAGE TYPE E) ..... Derate Linearly at 8 mW/ $^\circ$ C to 300 mW

For  $T_A = -55$  to  $+100^\circ$  C (PACKAGE TYPE F, H) ..... 500 mW

For  $T_A = +100$  to  $+125^\circ$  C (PACKAGE TYPE F, H) ..... Derate Linearly at 8 mW/ $^\circ$ C to 300 mW

For  $T_A = -40$  to  $+70^\circ$  C (PACKAGE TYPE M) ..... 400 mW

For  $T_A = +70$  to  $+125^\circ$  C (PACKAGE TYPE M) ..... Derate Linearly at 6 mW/ $^\circ$ C to 70 mW

OPERATING-TEMPERATURE RANGE ( $T_A$ ):

PACKAGE TYPE F, H .....  $-55$  to  $+125^\circ$  C

PACKAGE TYPE E, M .....  $-40$  to  $+85^\circ$  C

STORAGE TEMPERATURE ( $T_{STG}$ ) .....  $-65$  to  $+150^\circ$  C

LEAD TEMPERATURE (DURING SOLDERING):

At distance  $1/16 \pm 1/32$  in. ( $1.59 \pm 0.79$  mm) from case for 10 s max. ....  $+265^\circ$  C


Unit inserted into a PC Board (min. thickness  $1/16$  in., 1.59 mm)  
with solder contacting lead tips only .....  $-300^\circ$  C

**RECOMMENDED OPERATING CONDITIONS:**

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package-Temperature Range) $V_{CC}$ .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage $V_i, V_o$	0	$V_{CC}$	V
Operating Temperature $T_A$ :			
CD74 Types	-40	+85	$^\circ$ C
CD54 Types	-55	+125	$^\circ$ C
Input Rise and Fall Times $t_r, t_f$			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

\*Unless otherwise specified, all voltages are referenced to Ground.



92CS-36830

**TERMINAL ASSIGNMENT**

# CD54/74HC245 CD54/74HCT245

## STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC245/CD54HCT245										CD74HCT245/CD54HC245										UNITS	
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPE		54HC TYPE			TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPE		54HCT TYPE			
	V <sub>I</sub> V	I <sub>O</sub> mA	V <sub>CC</sub> V	+25°C			-40/ +85°C		-55/ +125°C			V <sub>I</sub> V	V <sub>CC</sub> V	+25°C			-40/ +85°C		-55/ +125°C			
				Min	Typ	Max	Min	Max	Min	Max	Min			Max	Min	Typ	Max	Min	Max	Min		Max
High-Level Input Voltage V <sub>IH</sub>			2	1.5	—	—	1.5	—	1.5	—	—	4.5	to	2	—	—	2	—	2	—	V	
			4.5	3.15	—	—	3.15	—	3.15	—				5.5								
			6	4.2	—	—	4.2	—	4.2	—												
Low-Level Input Voltage V <sub>IL</sub>			2	—	—	0.5	—	0.5	—	0.5	—	4.5	to	—	—	0.8	—	0.8	—	0.8	V	
			4.5	—	—	1.35	—	1.35	—	1.35												
			6	—	—	1.8	—	1.8	—	1.8												
High-Level Output Voltage V <sub>OH</sub>	V <sub>IL</sub> or	-0.02	2	1.9	—	—	1.9	—	1.9	—	V <sub>IL</sub> or	4.5	4.4	—	—	4.4	—	4.4	—	V		
			4.5	4.4	—	—	4.4	—	4.4	—												
	CMOS Loads V <sub>IH</sub>	6	5.9	—	—	5.9	—	5.9	—	V <sub>IH</sub>	4.5	4.4	—	—	4.4	—	4.4	—				
TTL Loads (Bus Driver)	V <sub>IL</sub> or	-6	4.5	3.98	—	—	3.84	—	3.7	—	V <sub>IL</sub> or	4.5	3.98	—	—	3.84	—	3.7	—	V		
			6	5.48	—	—	5.34	—	5.2	—												
	V <sub>IH</sub>	-7.8	6	5.48	—	—	5.34	—	5.2	—	V <sub>IH</sub>	4.5	3.98	—	—	3.84	—	3.7	—			
Low-Level Output Voltage V <sub>OL</sub>	V <sub>IL</sub> or	0.02	2	—	—	0.1	—	0.1	—	0.1	V <sub>IL</sub> or	4.5	—	—	—	0.1	—	0.1	—	0.1	V	
			4.5	—	—	0.1	—	0.1	—	0.1												
	CMOS Loads V <sub>IH</sub>	6	—	—	0.1	—	0.1	—	0.1	V <sub>IH</sub>	4.5	—	—	0.1	—	0.1	—	0.1	—			
TTL Loads (Bus Driver)	V <sub>IL</sub> or	6	4.5	—	—	0.26	—	0.33	—	0.4	V <sub>IL</sub> or	4.5	—	—	—	0.26	—	0.33	—	0.4	V	
			6	—	—	0.26	—	0.33	—	0.4												
	V <sub>IH</sub>	7.8	6	—	—	0.26	—	0.33	—	0.4	V <sub>IH</sub>	4.5	—	—	0.26	—	0.33	—	0.4			
Input Leakage Current I <sub>I</sub>	V <sub>CC</sub> or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V <sub>CC</sub> & Gnd	5.5	—	—	±0.1	—	±1	—	±1	μA		
Quiescent Device Current I <sub>CC</sub>	V <sub>CC</sub> or Gnd	0	6	—	—	8	—	80	—	160	V <sub>CC</sub> or Gnd	5.5	—	—	8	—	80	—	160	μA		
Additional Quiescent Device Current per input pin: 1 unit load ΔI <sub>CC</sub> *											V <sub>CC</sub> -2.1	4.5 to 5.5	—	100	360	—	450	—	490	μA		
3-State Leakage Current I <sub>OZ</sub>	V <sub>IL</sub> or	V <sub>O</sub> = V <sub>CC</sub> or	6	—	—	±0.5	—	±5.0	—	±10	V <sub>IL</sub> or	5.5	—	—	±0.5	—	±5.0	—	±10	μA		
	V <sub>IH</sub> Gnd	Gnd																				

\*For dual-supply systems theoretical worst case (V<sub>I</sub> = 2.4 V, V<sub>CC</sub> = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
A <sub>n</sub> or B <sub>n</sub>	0.4
OE	1.5
DIR	0.9

\*Unit Load is ΔI<sub>CC</sub> limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

# CD54/74HC245 CD54/74HCT245

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ , Input  $t_r = 6\text{ ns}$ )


CHARACTERISTIC	$C_L$ (pF)	TYPICAL		UNITS	
		HC	HCT		
Propagation Delay	$t_{PHL}$	15	10	ns	
Data to Output	$t_{PLH}$	9	10		
Enable to High-Z	$t_{PHZ}, t_{PLZ}$	15	12	ns	
Enable from High-Z	$t_{PZH}, t_{PZL}$	15	13	ns	
Power Dissipation Capacitance*	$C_{PD}$	—	53	55	pF

\* $C_{PD}$  determines the no-load dynamic power consumption per channel. It is obtained by the following relationship:  
 $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$  where  $f_i$  = input frequency,  
 $C_L$  = output load capacitance,  $V_{CC}$  = supply voltage



**SWITCHING CHARACTERISTICS** (Input  $t_r = 6\text{ ns}$ ,  $C_L = 50\text{ pF}$ )

CHARACTERISTIC	TEST CONDITION	$V_{CC}$ V	LIMITS												UNITS
			25°C				-40°C to +85°C				-55°C to +125°C				
			HC		HCT		74HC		74HCT		54HC		54HCT		
Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.				
Propagation Delay	$t_{PLH}$	2	—	110	—	—	—	140	—	—	—	165	—	—	ns
Data to Output	$t_{PHL}$	4.5	—	22	—	26	—	28	—	33	—	33	—	39	
		6	—	19	—	—	—	24	—	—	—	28	—	—	
Propagation Delay	$t_{PLZ}$	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
Output Disable	$t_{PHZ}$	4.5	—	30	—	30	—	38	—	38	—	45	—	45	
to Output	$t_{PZH}$	6	—	26	—	—	—	33	—	—	—	38	—	—	
Propagation Delay	$t_{PZL}$	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
Output Enable	$t_{PZL}$	4.5	—	30	—	32	—	38	—	40	—	45	—	48	
to Output	$t_{PZH}$	6	—	26	—	—	—	33	—	—	—	38	—	—	
Output Transition	$t_{TLH}$	2	—	60	—	—	—	75	—	—	—	90	—	—	ns
Time	$t_{THL}$	4.5	—	12	—	12	—	15	—	15	—	18	—	18	
		6	—	10	—	—	—	13	—	—	—	15	—	—	
Input Capacitance	$C_i$	—	—	10	—	10	—	10	—	10	—	10	—	10	pF
3-State Output Capacitance	$C_o$	—	—	20	—	20	—	20	—	20	—	20	—	20	pF

# CD54/74HC245 CD54/74HCT245



Three-state propagation delay test circuit.



	54/74HC	54/74HCT
Input Level	$V_{CC}$	3V
Switching Voltage, $V_S$	50% $V_{CC}$	1.3 V

Fig. 1 - Transition times and propagation delay times.