


# CD54/74HC245

# CD54/74HCT245

## High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

The RCA-CD54/74HC245 and CD54/74HCT245 are high-speed octal 3-state bidirectional transceivers intended for two-way asynchronous communication between data buses. They have high drive current outputs which enable high-speed operation while driving large bus capacitances. They provide the low power consumption of standard CMOS circuits with speeds and drive capabilities comparable to that of LSTTL circuits.

The CD54/74HC245 and CD54/74HCT245 allow data transmission from the A bus to the B bus or from the B bus to the A bus. The logic level at the direction input (DIR) determines the direction. The output enable input (OE), when high, puts the I/O ports in the high-impedance state.

The HC/HCT245 is similar in operation to the HC/HCT640 and the HC/HCT643.

The CD54HC245 and CD54HCT245 are supplied in 20-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC245 and CD74HCT245 are supplied in 20-lead dual-in-line plastic packages (E suffix) and in 20-lead dual-in-line surface mount plastic packages (M suffix). Both devices are also available in chip (H suffix) form.


### Octal-Bus Transceiver, 3-State, Non-Inverting

#### Type Features:

- Buffered inputs
- 3-State outputs
- Bus line driving capability
- Typical propagation delay ( $A \leftrightarrow B$ )  
9 ns @  $V_{CC} = 5V$ ,  $C_L = 15 pF$ ,  $T_A = 25^\circ C$

#### Family Features:

- Fanout (Over Temperature Range):  
Standard Outputs - 10 LSTTL Loads  
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:  
CD74HC/HCT: -40 to +85°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Sigmetics
- CD54HC/CD74HC Types:  
2 to 6 V Operation  
High Noise Immunity:  
 $N_{IL} = 30\%$ ,  $N_{IH} = 30\%$  of  $V_{CC}$ ; @  $V_{CC} = 5 V$
- CD54HCT/CD74HCT Types:  
4.5 to 5.5 V Operation  
Direct LSTTL Input Logic Compatibility  
 $V_{IL} = 0.8 V$  Max.,  $V_{IH} = 2 V$  Min.  
CMOS Input Compatibility  
 $I_L \leq 1 \mu A$  @  $V_{OL}$ ,  $V_{OH}$



TRUTH TABLE		
CONTROL INPUTS		OPERATION
OE	DIR	
L	L	B DATA TO A BUS
L	H	A DATA TO B BUS
H	X	ISOLATION

H = high level, L = low level, X = irrelevant

To prevent excess currents in the High-Z (Isolation) modes all I/O terminals should be terminated with 10KΩ to 1MΩ resistors.

# CD54/74HC245 CD54/74HCT245

**MAXIMUM RATINGS, Absolute-Maximum Values:****DC SUPPLY-VOLTAGE, ( $V_{CC}$ ):**

(Voltages referenced to ground) ..... -0.5 to +7 V

**DC INPUT DIODE CURRENT,  $I_{IK}$  (FOR  $V_i < -0.5$  V OR  $V_i > V_{CC} + 0.5$  V) ..... ±20mA****DC OUTPUT DIODE CURRENT,  $I_{OK}$  (FOR  $V_o < -0.5$  V OR  $V_o > V_{CC} + 0.5$  V) ..... ±20mA****DC DRAIN CURRENT, PER OUTPUT ( $I_O$ ) (FOR -0.5 V <  $V_o < V_{CC} + 0.5$  V) ..... ±35mA****DC  $V_{CC}$  OR GROUND CURRENT ( $I_{CC}$ ) ..... ±70mA****POWER DISSIPATION PER PACKAGE ( $P_D$ ):**For  $T_A = -40$  to +60°C (PACKAGE TYPE E) ..... 500 mWFor  $T_A = +60$  to +85°C (PACKAGE TYPE E) ..... Derate Linearly at 8 mW/°C to 300 mWFor  $T_A = -55$  to +100°C (PACKAGE TYPE F, H) ..... 500 mWFor  $T_A = +100$  to +125°C (PACKAGE TYPE F, H) ..... Derate Linearly at 8 mW/°C to 300 mWFor  $T_A = -40$  to +70°C (PACKAGE TYPE M) ..... 400 mWFor  $T_A = +70$  to +125°C (PACKAGE TYPE M) ..... Derate Linearly at 6 mW/°C to 70 mW**OPERATING-TEMPERATURE RANGE ( $T_A$ ):**

PACKAGE TYPE F, H ..... -55 to +125°C

PACKAGE TYPE E, M ..... -40 to +85°C

**STORAGE TEMPERATURE ( $T_{STG}$ ):** -65 to +150°C**LEAD TEMPERATURE (DURING SOLDERING):**

At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max. ..... +265°C


Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm)

with solder contacting lead tips only ..... +300°C

**RECOMMENDED OPERATING CONDITIONS:****For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:**

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A$ = Full Package-Temperature Range) $V_{CC}$ :			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage $V_i$ , $V_o$	0	$V_{CC}$	V
Operating Temperature $T_A$ :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	°C
Input Rise and Fall Times $t_r$ , $t_f$			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

\*Unless otherwise specified, all voltages are referenced to Ground.



92CS-36830

**TERMINAL ASSIGNMENT**

# CD54/74HC245

# CD54/74HCT245

## STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC245/CD54HCT245											CD74HC245/CD54HCT245											UNITS			
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPE		54HC TYPE		TEST CONDITIONS			74HCT/54HCT TYPES			74HCT TYPE		54HCT TYPE							
	V <sub>i</sub> V	I <sub>o</sub> mA	V <sub>cc</sub> V	+25°C			-40/ +85°C		-55/ +125°C		V <sub>i</sub> V	V <sub>cc</sub> V	+25°C			-40/ +85°C		-55/ +125°C								
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min	Max	Min	Max					
High-Level Input Voltage	V <sub>ih</sub>			2	1.5	—	—	1.5	—	1.5	—	—	4.5	—	—	—	2	—	—	2	—	—	V			
				4.5	3.15	—	—	3.15	—	3.15	—	—	5.5	—	—	—	2	—	—	2	—	—	V			
				6	4.2	—	—	4.2	—	4.2	—	—	—	—	—	—	—	—	—	—	—	—	V			
Low-Level Input Voltage	V <sub>il</sub>			2	—	—	0.5	—	0.5	—	0.5	—	—	4.5	—	—	—	—	—	—	—	—	—	V		
				4.5	—	—	1.35	—	1.35	—	1.35	—	—	5.5	—	—	—	0.8	—	—	0.8	—	—	V		
				6	—	—	1.8	—	1.8	—	1.8	—	—	—	—	—	—	—	—	—	—	—	—	V		
High-Level Output Voltage	V <sub>oh</sub>	or	-0.02	2	1.9	—	—	1.9	—	1.9	—	—	V <sub>il</sub>	—	—	—	—	—	—	—	—	—	—	V		
CMOS Loads	V <sub>ih</sub>			4.5	4.4	—	—	4.4	—	4.4	—	—	V <sub>oh</sub>	4.5	4.4	—	—	—	4.4	—	—	4.4	—	—	V	
				6	5.9	—	—	5.9	—	5.9	—	—	V <sub>il</sub>	—	—	—	—	—	—	—	—	—	—	—	V	
TTL Loads	V <sub>il</sub>	or			—	4.5	3.98	—	—	3.84	—	3.7	—	V <sub>il</sub>	—	—	—	—	3.84	—	—	3.7	—	—	V	
(Bus Driver)	V <sub>ih</sub>			-6	4.5	3.98	—	—	3.84	—	3.7	—	—	V <sub>oh</sub>	4.5	3.98	—	—	—	—	—	—	—	—	V	
				-7.8	6	5.48	—	—	5.34	—	5.2	—	—	V <sub>il</sub>	—	—	—	—	—	—	—	—	—	—	V	
Low-Level Output Voltage	V <sub>ol</sub>	or	0.02	2	—	—	0.1	—	0.1	—	0.1	—	V <sub>il</sub>	—	—	—	—	—	—	—	—	—	—	V		
CMOS Loads	V <sub>ih</sub>			4.5	—	—	0.1	—	0.1	—	0.1	—	V <sub>oh</sub>	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V		
TTL Loads	V <sub>il</sub>	or			—	6	4.5	—	—	0.26	—	0.33	—	V <sub>il</sub>	—	—	—	—	—	—	—	—	—	—	V	
(Bus Driver)	V <sub>ih</sub>			7.8	6	—	—	0.26	—	0.33	—	0.4	V <sub>oh</sub>	4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	V		
Input Leakage Current	V <sub>cc</sub>	or		6	—	—	±0.1	—	±1	—	±1	—	Any Voltage Between V <sub>cc</sub> & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	—	μA	
Quiescent Device Current	I <sub>cc</sub>	Gnd		0	6	—	—	8	—	80	—	160	V <sub>cc</sub> or Gnd	5.5	—	—	8	—	80	—	160	—	160	—	μA	
Additional Quiescent Device Current per input pin: 1 unit load	ΔI <sub>cc</sub> *												V <sub>cc</sub> -21	4.5	—	—	100	360	—	450	—	490	—	μA		
													V <sub>cc</sub>	5.5	—	—	—	—	—	—	—	—	—	—	μA	
3-State Leakage Current	V <sub>il</sub>	V <sub>o</sub> = V <sub>cc</sub>	6	—	—	—	±0.5	—	±5.0	—	±10	—	V <sub>il</sub>	—	—	—	±0.5	—	±5.0	—	±10	—	±10	—	μA	
I <sub>oz</sub>	V <sub>il</sub>	or	Gnd										V <sub>il</sub>	or	5.5	—	—	±0.5	—	±5.0	—	±10	—	±10	—	μA

\*For dual-supply systems theoretical worst case (V<sub>i</sub> = 2.4 V, V<sub>cc</sub> = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
A <sub>n</sub> or B <sub>n</sub>	0.4
OE	1.5
DIR	0.9

\*Unit Load is ΔI<sub>cc</sub> limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

# CD54/74HC245

## CD54/74HCT245

**SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C, Input t<sub>h</sub>, t<sub>r</sub> = 6 ns)**

CHARACTERISTIC	C <sub>L</sub> (pF)	TYPICAL		UNITS	
		HC	HCT		
Propagation Delay Data to Output	t <sub>PHL</sub> t <sub>PLH</sub>	15	9	10	ns
Enable to High-Z	t <sub>PHZ</sub> , t <sub>PLZ</sub>	15	12	12	ns
Enable from High-Z	t <sub>PZH</sub> , t <sub>PZL</sub>	15	12	13	ns
Power Dissipation Capacitance*	C <sub>PD</sub>	—	53	55	pF

\*C<sub>PD</sub> determines the no-load dynamic power consumption per channel. It is obtained by the following relationship:

$$P_D = V_{CC}^2 f_i (C_{PD} + C_L) \text{ where } f_i = \text{input frequency.}$$


C<sub>L</sub> = output load capacitance, V<sub>CC</sub> = supply voltage

**SWITCHING CHARACTERISTICS (Input t<sub>h</sub>, t<sub>r</sub> = 6 ns, C<sub>L</sub> = 50 pF)**



CHARACTERISTIC	TEST CONDITION V <sub>CC</sub> V	LIMITS												UNITS	
		25°C				-40°C to +85°C				-55°C to +125°C					
		HC		HCT		74HC		74HCT		54HC		54HCT			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Propagation Delay Data to Output	t <sub>PLH</sub>	2	—	110	—	—	—	140	—	—	—	165	—	—	
	t <sub>PHL</sub>	4.5	—	22	—	26	—	28	—	33	—	33	—	39	
		6	—	19	—	—	—	24	—	—	—	28	—	—	
Propagation Delay Output Disable to Output	t <sub>PLZ</sub>	2	—	150	—	—	—	190	—	—	—	225	—	—	
	t <sub>PHZ</sub>	4.5	—	30	—	30	—	38	—	38	—	45	—	45	
		6	—	26	—	—	—	33	—	—	—	38	—	—	
Propagation Delay Output Enable to Output	t <sub>PZL</sub>	2	—	150	—	—	—	190	—	—	—	225	—	—	
	t <sub>PZH</sub>	4.5	—	30	—	32	—	38	—	40	—	45	—	48	
		6	—	26	—	—	—	33	—	—	—	38	—	—	
Output Transition Time	t <sub>TLH</sub>	2	—	60	—	—	—	75	—	—	—	90	—	—	
	t <sub>THL</sub>	4.5	—	12	—	12	—	15	—	15	—	18	—	18	
		6	—	10	—	—	—	13	—	—	—	15	—	—	
Input Capacitance	C <sub>I</sub>	—	—	10	—	10	—	10	—	10	—	10	—	10	
3-State Output Capacitance	C <sub>o</sub>	—	—	20	—	20	—	20	—	20	—	20	—	20	

# CD54/74HC245

# CD54/74HCT245



Three-state propagation delay test circuit.



	54/74HC	54/74HCT
Input Level	$V_{CC}$	3V
Switching Voltage, $V_S$	50% $V_{CC}$	1.3 V

Fig. 1 - Transition times and propagation delay times.