- Members of the Texas Instruments Widebus™ Family
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation
- Output Ports Have Equivalent 22-Ω Series Resistors, So No External Resistors Are Required
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- I<sub>off</sub> and Power-Up 3-State Support Hot Insertion
- Distributed V<sub>CC</sub> and GND Pins Minimize High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

NOTE: For tape and reel order entry:

The DGGR package is abbreviated to GR, and the DGVR package is abbreviated to VR.

## description

The 'LVT162240 devices are 16-bit buffers/drivers designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation and to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. They have the capability to provide a TTL interface to a 5-V system environment.

These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer and provide inverting outputs and symmetrical active-low output-enable  $(\overline{OE})$  inputs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

UNITES OTHERWISE NOTED this document contains PRODUCTION

DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all TEXAS INSTRUMENTS

SN54LVT162240 . . . WD PACKAGE SN74LVT162240 . . . DGG, DGV, OR DL PACKAGE (TOP VIEW)

1			_	1
1 <u>0E</u> [	1	U	48	2 <u>OE</u>
1Y1 [	2		47	] 1A1
1Y2 [	3		46	] 1A2
GND [	4		45	GND
1Y3 [	5		44	] 1A3
1Y4 [	6		43	] 1A4
V <sub>CC</sub> [	7		42	] v <sub>cc</sub>
2Y1 [	8		41	] 2A1
2Y2 🛚	9		40	2A2
GND [	10		39	GND
2Y3 🛚	11		38	2A3
2Y4 🛚	12		37	] 2A4
3Y1 [	13		36	] 3A1
3Y2 [	14		35	] 3A2
GND [	15		34	GND
3Y3 [	16		33	] 3A3
3Y4 🛚	17		32	] 3A4
V <sub>CC</sub> [	18		31	] v <sub>cc</sub>
4Y1 🛚	19		30	] 4A1
4Y2 🛚	20		29	] 4A2
GND [	21		28	GND
4Y3 🛚	22		27	] 4A3
4 <u>Y4</u> [	23		26	] 4 <u>A4</u>
40E [	24		25	3 <u>OE</u>
				l

Copyright © 2000, Texas Instruments Incorporated

1

## SN54LVT162240, SN74LVT162240 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS719 - JULY 2000

#### description (continued)

The outputs, which are designed to source or sink up to 12 mA, include equivalent  $22-\Omega$  series resistors to reduce overshoot and undershoot.

When  $V_{CC}$  is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using  $I_{off}$  and power-up 3-state. The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.


The SN54LVT162240 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LVT162240 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE (each 4-bit buffer/driver)

INP	JTS	OUTPUT
OE	Α	Y
L	Н	L
L	L	Н
н	Χ	Z




## logic symbol†



 $<sup>^\</sup>dagger$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	S
Input voltage range, V <sub>I</sub> (see Note 1)	li
Voltage range applied to any output in the high-impedance	\
or power-off state, V <sub>O</sub> (see Note 1)	
Voltage range applied to any output in the high state, $V_O$ (see Note 1)0.5 V to $V_{CC}$ + 0.5 V	\
Current into any output in the low state, I <sub>O</sub>	(
Current into any output in the high state, I <sub>O</sub> (see Note 2)	(
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	I
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	(
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DGG package	F
DGV package 58°C/W	
DL package	
Storage temperature range, T <sub>stg</sub> —65°C to 150°C	ξ

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .
  - 3. The package thermal impedance is calculated in accordance with JESD 51.



## recommended operating conditions (see Note 4)

		SN54LVT1	62240	SN74LVT1	UNIT		
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2	, S	2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V	
VI	Input voltage		5.5		5.5	V	
ІОН	High-level output current	4	-12		-12	mA	
loL	Low-level output current	3	12		12	mA	
Δt/Δν	Input transition rise or fall rate	Outputs enabled	000	10		10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate	200		200		μs/V	
TA	Operating free-air temperature	<b>-</b> 55	125	-40	85	°C	

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			4LVT162	2240	SN7	LINUT			
					TYP†	MAX	MIN	TYP†	MAX	UNIT	
VIK		$V_{CC} = 2.7 \text{ V},$	I <sub>I</sub> = -18 mA			-1.2			-1.2	V	
Vон		$V_{CC} = 3 V$ ,	$I_{OH} = -12 \text{ mA}$	2			2			V	
VOL		$V_{CC} = 3 V$ ,	$I_{OL} = 12 \text{ mA}$			0.8			0.8	V	
		$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V <sub>I</sub> = 5.5 V			10			10		
١.	Control inputs	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND			±1			±1		
lı	5	V 26V	VI = VCC			1			1	μΑ	
	Data inputs	VCC = 3.6 V	V <sub>I</sub> = 0			-5	-5				
l <sub>off</sub>		$V_{CC} = 0$ ,	$V_{I}$ or $V_{O} = 0$ to 4.5 V			_			±100	μΑ	
lozh		$V_{CC} = 3.6 \text{ V},$	V <sub>O</sub> = 3 V		Á	5			5	μΑ	
lozL		$V_{CC} = 3.6 \text{ V},$	V <sub>O</sub> = 0.5 V		F	-5			<b>-</b> 5	μΑ	
		$\frac{\text{VCC}}{\text{OE}} = 0 \text{ to } 1.5 \text{ V, V}_{\text{O}} = 0$	= 0.5 V to 3 V,		CY	±100*			±100	μΑ	
lozpd	$\frac{\text{VCC} = 1.5 \text{ V to } 0, \text{ V}_{\text{O}} = 0.5 \text{ V}}{\text{OE} = \text{don't care}}$		= 0.5 V to 3 V,	20°	2	±100*			±100	μΑ	
		V <sub>CC</sub> = 3.6 V, Outputs high		Q	0.19			0.19			
ICC		$I_{O} = 0$ ,	Outputs low			5	5			mA	
		VI = V <sub>CC</sub> or GND Outputs disabled		0.19				0.19			
ΔI <sub>CC</sub> ‡			$_{CC}$ = 3 V to 3.6 V, One input at V <sub>CC</sub> – 0.6 V, ther inputs at V <sub>CC</sub> or GND			0.2			0.2	mA	
Ci		V <sub>I</sub> = 3 V or 0	/ <sub>I</sub> = 3 V or 0		4			4		pF	
Co		V <sub>O</sub> = 3 V or 0			9			9		pF	

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.



<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup>This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

## SN54LVT162240, SN74LVT162240 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS


SCBS719 - JULY 2000

# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

		SN54LVT162240										
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V			V <sub>CC</sub> = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	TYP <sup>†</sup>	MAX	MIN	MAX	
t <sub>PLH</sub>	Α	Y	1	4.2	2	5	1	2.5	4		4.6	ns
t <sub>PHL</sub>	A	'	1	4.2	1/4	5	1	2.9	4		4.6	115
<sup>t</sup> PZH	ŌĒ	Y	1	5	Y'E	5.5	1	2.8	4.8		5.7	ns
t <sub>PZL</sub>	OE	'	1	4.9	7,	5.1	1	2.8	4.7		4.9	115
<sup>t</sup> PHZ	ŌĒ	<b>V</b>	1.9	4.9		5.4	2	3.5	4.7		5.2	ns
t <sub>PLZ</sub>	OE	1	1.9	4.7		4.8	2	3.4	4.5		4.5	115
tsk(o)				Q					0.5		·	ns

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{O}$  = 50  $\Omega$ ,  $t_{f} \leq$  2.5 ns,  $t_{f} \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

## DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

### DL (R-PDSO-G\*\*)

#### **48 PINS SHOWN**

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118

## DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated