SDFS019B - JANUARY 1989 - REVISED JANUARY 1997

 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description

These devices contain four independent 2-input exclusive-OR gates. They perform the Boolean function $Y = A \oplus B$ or $Y = \overline{AB} + A\overline{B}$ in positive logic.


A common application is as a true/complement element. If one of the inputs is low, the other input is reproduced in true form at the output. If one of the inputs is high, the signal on the other input is reproduced inverted at the output.

The SN54F86 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74F86 is characterized for operation from 0°C to 70°C.


FUNCTION TABLE (each gate)

INP	UTS	OUTPUT				
Α	В	Υ				
L	L	L				
L	Н	Н				
Н	L	Н				
Н	Н	L				

SN54F86...J PACKAGE SN74F86...D OR N PACKAGE (TOP VIEW)




SN54F86 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.




SDFS019B - JANUARY 1989 - REVISED JANUARY 1997

exclusive-OR logic

An exclusive-OR gate has many applications, some of which can be represented better by alternative logic symbols.

EXCLUSIVE OR



These are five equivalent exclusive-OR symbols valid for an 'F86 gate in positive logic; negation may be shown at any two ports.

The output is active (low) if all inputs stand at the same logic level (i.e., A = B). EVEN-PARITY ELEMENT ODD-PARITY ELEMENT The output is active (low) if an even number of inputs (i.e., 0 or 2) are active. The output is active (high) if an odd number of outputs (i.e., only 1 of the 2) are active.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)	–1.2 V to 7 V
Input current range	–30 mA to 5 mA
Voltage range applied to any output in the high state	–0.5 V to V _{CC}
Current into any output in the low state	
Package thermal impedance, θ _{JA} (see Note 2): D package	127°C/W
N package	78°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN54F86			SN74F86			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧
V_{IH}	High-level input voltage	2			2			٧
V_{IL}	Low-level input voltage			8.0			0.8	٧
ΙK	Input clamp current			-18			-18	mA
loн	High-level output current			-1			-1	mA
loL	Low-level output current			20			20	mA
T _A	Operating free-air temperature	- 55		125	0	·	70	°C



NOTES: 1. The input voltage ratings may be exceeded provided the input current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.

SDFS019B - JANUARY 1989 - REVISED JANUARY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		:	SN54F86			SN74F86		
			MIN	TYPT	MAX	MIN	TYPT	MAX	UNIT
V _{IK}	V _{CC} = 4.5 V,	l _l = −18 mA			-1.2			-1.2	V
V	$V_{CC} = 4.5 V$,	$I_{OH} = -1 \text{ mA}$	2.5	3.4		2.5	3.4		v
VOH	$V_{CC} = 4.75 V$	$I_{OH} = -1 \text{ mA}$				2.7			V
v_{OL}	$V_{CC} = 4.5 V$,	$I_{OL} = 20 \text{ mA}$		0.3	0.5		0.3	0.5	V
lj	$V_{CC} = 5.5 V$,	V _I = 7 V			0.1			0.1	mA
lн	$V_{CC} = 5.5 V$,	V _I = 2.7 V			20			20	μΑ
ΙΙL	$V_{CC} = 5.5 V$,	V _I = 0.5 V			- 0.6			- 0.6	mA
los‡	V _{CC} = 5.5 V,	V _O = 0	-60		-150	-60		-150	mA
ICCH	V _{CC} = 5.5 V,	See Note 3		15	23		15	23	mA
ICCL	$V_{CC} = 5.5 \text{ V},$	V _I = 4.5 V		18	28		18	28	mA

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	то (оитрит)	V_{CC} = 5 V, C_L = 50 pF, R_L = 500 Ω, T_A = 25°C			V_{CC} = 4.5 V to 5.5 V, C_L = 50 pF, R_L = 500 Ω , T_A = MIN to MAX§				UNIT	
			F86		SN54F86		SN74F86				
			MIN	TYP	MAX	MIN	MAX	MIN	MAX		
t _{PLH}	A or B (other input low)	v	3	4	5.5	3	7	3	6.5		
tPHL		T T	3	4.2	5.5	2.6	8	3	6.5	ns	
tPLH	A or B (other input high)	tPLH A or B	V	3.5	5.3	7	3.5	10	3.5	8	no
tPHL		ſ	3	4.7	6.5	3	8	3	7.5	ns	

[§] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



[‡] Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second. NOTE 3: I_{CCH} is measured with outputs open, and the A or B input (not both) at 4.5 V. Remaining inputs are grounded.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. CL includes probe and jig capacitance.

VOLTAGE WAVEFORMS

PROPAGATION DELAY TIMES (see Note D)

Output

(see Note E)

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: $PRR \le 1 \text{ MHz}$, $t_r = t_f \le 2.5 \text{ ns}$, duty cycle = 50%.

ηV

VOLTAGE WAVEFORMS

ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

D. When measuring propagation delay times of 3-state outputs, switch S1 is open.

1.5 V

VOL

E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

