

6657



T-52-30-08

## 74ACQ657 • 54ACTQ/74ACTQ657 Quiet Series Octal Bidirectional Transceiver with 8-Bit Parity Generator/Checker and TRI-STATE® Outputs

### General Description



The 'ACQ/'ACTQ657 contains eight non-inverting buffers with TRI-STATE outputs and an 8-bit parity generator/checker. Intended for bus oriented applications, the device combines the '245 and the '280 functions in one package. The 'ACQ/'ACTQ utilizes NSC Quiet Series technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series™ features GTOTM output control and undershoot corrector in addition to a split ground bus for superior performance.

### Features



- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Combines the '245 and the '280 functions in one package
- 300 mil 24-pin slim dual-in-line package
- Outputs source/sink 24 mA
- 'ACTQ has TTL-compatible inputs
- Standard Military Drawing (SMD)  
— 'ACTQ657: 5962-92197

### Ordering Code: See Section 8

### Logic Symbols



### Connection Diagrams



Pin Names	Description
A <sub>0</sub> -A <sub>7</sub>	Data Inputs/TRI-STATE Outputs
B <sub>0</sub> -B <sub>7</sub>	Data Outputs/TRI-STATE Outputs
T/R	Transmit/Receive Input
OE	Enable Input
PARITY	Parity Input/TRI-STATE Output
ODD/EVEN	ODD/EVEN Parity Input
ERROR	Error TRI-STATE Output

## Functional Description

The Transmit/Receive (T/R) input determines the direction of the data flow through the bidirectional transceivers. Transmit (active HIGH) enables data from the A port to the B port; Receive (active LOW) enables data from the B port to the A port.

The Output Enable (OE) input disables the parity and ERROR outputs and both the A and B ports by placing them in a HIGH-Z condition when the Output Enable input is HIGH.

When transmitting (T/R HIGH), the parity generator detects whether an even or odd number of bits on the A port are HIGH and compares these with the condition of the parity select (ODD/EVEN). If the Parity Select is HIGH and an even number of A inputs are HIGH, the Parity output is HIGH.

In receiving mode (T/R LOW), the parity select and number of HIGH inputs on port B are compared to the condition of the Parity input. If an even number of bits on the B port are HIGH, the parity select is HIGH, and the PARITY input is HIGH, then ERROR will be HIGH to indicate no error. If an odd number of bits on the B port are HIGH, the parity select is HIGH, and the PARITY input is HIGH, the ERROR will be LOW indicating an error.

**Function Table**

Number of Inputs That Are High	Inputs			Input/Output	Outputs		
	OE	T/R	ODD/EVEN		Parity	ERROR	Outputs Mode
0, 2, 4, 6, 8	L	H	H	H	Z		Transmit
	L	H	L	L	Z		Transmit
	L	L	H	H	H		Receive
	L	L	H	L	L		Receive
	L	L	L	H	L		Receive
	L	L	L	L	H		Receive
1, 3, 5, 7	L	H	H	L	Z		Transmit
	L	H	L	H	Z		Transmit
	L	L	H	H	L		Receive
	L	L	H	L	H		Receive
	L	L	L	H	H		Receive
	L	L	L	L	L		Receive
Immaterial	H	X	X	Z	Z		Z

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance

**Function Table**

Inputs		Outputs
OE	T/R	
L	L	Bus B Data to Bus A
L	H	Bus A Data to Bus B
H	X	High-Z State


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Q657

## Functional Block Diagram

2 GROUND PINS  
1 V<sub>CC</sub> PIN

TL/F/10636-5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.



0657

**DC Characteristics for 'ACQ Family Devices (Continued)**

Symbol	Parameter	V <sub>CC</sub> (V)	74ACQ		Units	Conditions
			T <sub>A</sub> = +25°C	T <sub>A</sub> = -40°C to +85°C		
			Type	Guaranteed Limits		
V <sub>OL</sub>	Maximum Low Level Output Voltage	3.0	0.002	0.1	0.1	I <sub>OUT</sub> = 50 µA *V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> I <sub>OL</sub> 12 mA 24 mA 24 mA
		4.5	0.001	0.1	0.1	
		5.5	0.001	0.1	0.1	
		3.0		0.36	0.44	
		4.5		0.36	0.44	
		5.5		0.36	0.44	
I <sub>IN</sub>	Maximum Input Leakage Current (T/R, OE, ODD/EVEN Inputs)	5.5		±0.1	±1.0	µA V <sub>I</sub> = V <sub>CC</sub> , GND (Note 1)
I <sub>OLD</sub>	†Minimum Dynamic Output Current	5.5			75	mA V <sub>OLD</sub> = 1.65V Max
I <sub>OHD</sub>		5.5			-75	mA V <sub>OHD</sub> = 3.85V Min
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5		8.0	80.0	µA V <sub>IN</sub> = V <sub>CC</sub> or GND (Note 1)
I <sub>OZT</sub>	Maximum I/O Leakage Current (A <sub>n</sub> , B <sub>n</sub> Inputs)	5.5		±0.6	±6.0	µA V <sub>I(OE)</sub> = V <sub>IL</sub> , V <sub>IH</sub> V <sub>I</sub> = V <sub>CC</sub> , GND V <sub>O</sub> = V <sub>CC</sub> , GND
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	5.0	1.1	1.5		V Figures 2-12, 13 (Notes 2, 3)
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	5.0	-0.6	-1.2		V Figures 2-12, 13 (Notes 2, 3)
V <sub>IHD</sub>	Minimum High Level Dynamic Input Voltage	5.0	3.1	3.5		V (Notes 2, 4)
V <sub>ILD</sub>	Maximum Low Level Dynamic Input Voltage	5.0	1.9	1.5		V (Notes 2, 4)

\*Maximum of 8 outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note 1: I<sub>IN</sub> and I<sub>CC</sub> @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V<sub>CC</sub>.

Note 2: Plastic DIP package.

Note 3: Max number of outputs defined as (n). Data Inputs are driven 0V to 5V. One output @ GND.

Note 4: Max number of Data Inputs (n) switching, (n-1) Inputs switching 0V to 5V ('ACQ). Input-under-test switching: 5V to threshold (V<sub>ILD</sub>), 0V to threshold (V<sub>IHD</sub>). f = 1 MHz.





