



54F/74F114

Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears

General Description



The 'F114 contains two high-speed JK flip-flops with common Clock and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not directly related to the transition time. The J and K inputs can change when the clock is in either state without affecting the flip-flop, provided that they are in the desired state during the recommended setup and hold times relative to the falling edge of the clock. A LOW signal on \bar{S}_D or \bar{C}_D prevents clocking and forces Q or \bar{Q} HIGH, respectively. Simultaneous LOW signals on \bar{S}_D and \bar{C}_D force both Q and \bar{Q} HIGH.

Asynchronous Inputs:



- LOW input to \bar{S}_D sets Q to HIGH level
- LOW input to \bar{C}_D sets Q to LOW level
- Clear and Set are independent of Clock
- Simultaneous LOW on \bar{C}_D and \bar{S}_D makes both Q and \bar{Q} HIGH

Ordering Code: See Section 5

Logic Symbols



Connection Diagrams



Unit Loading/Fan Out: See Section 2 for U.L. definitions

Pin Names	Description	54F/74F	
		U.L. HIGH/LOW	Input I_{IH}/I_{IL} Output I_{OH}/I_{OL}
J_1, J_2, K_1, K_2	Data Inputs	1.0/1.0	20 $\mu\text{A}/-0.6\text{ mA}$
$\overline{\text{CP}}$	Clock Pulse Input (Active Falling Edge)	1.0/8.0	20 $\mu\text{A}/-4.8\text{ mA}$
$\overline{\text{C}}_D$	Direct Clear Input (Active LOW)	1.0/10.0	20 $\mu\text{A}/-6.0\text{ mA}$
$\overline{\text{S}}_{D1}, \overline{\text{S}}_{D2}$	Direct Set Inputs (Active LOW)	1.0/5.0	20 $\mu\text{A}/-3.0\text{ mA}$
$Q_1, Q_2, \overline{Q}_1, \overline{Q}_2$	Outputs	50/33.3	-1 mA/20 mA

Truth Table

Inputs					Outputs	
$\overline{\text{S}}_D$	$\overline{\text{C}}_D$	$\overline{\text{CP}}$	J	K	Q	\overline{Q}
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H	H
H	H	~	h	h	\overline{Q}_0	Q_0
H	H	~	l	h	L	H
H	H	~	h	l	H	L
H	H	~	l	l	Q_0	\overline{Q}_0

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial

~ = HIGH-to-LOW Clock Transition

 Q_0 (\overline{Q}_0) = Before HIGH-to-LOW Transition of Clock

Lower case letters indicate the state of the referenced input or output one setup time prior to the HIGH-to-LOW clock transition.

Logic Diagram (one half shown)


TL/F/9474-4

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with V _{CC} = 0V)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V

Current Applied to Output in LOW State (Max) twice the rated I_{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Free Air Ambient Temperature

Military	-55°C to +125°C
Commercial	0°C to +70°C

Supply Voltage

Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

DC Electrical Characteristics

Symbol	Parameter		54F/74F			Units	V _{CC}	Conditions	
			Min	Typ	Max				
V _{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal	
V _{IL}	Input LOW Voltage					V		Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Voltage					V	Min	I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage	54F 10% V _{CC}	2.5			V	Min	I _{OH} = -1 mA I _{OH} = -1 mA I _{OH} = -1 mA	
		74F 10% V _{CC}	2.5						
		74F 5% V _{CC}	2.7						
V _{OL}	Output LOW Voltage	54F 10% V _{CC}				V	Min	I _{OL} = 20 mA I _{OL} = 20 mA	
		74F 10% V _{CC}							
I _{IH}	Input HIGH Current	54F	20.0			μA	Max	V _{IN} = 2.7V	
		74F	5.0						
I _{BVI}	Input HIGH Current Breakdown Test	54F	100			μA	Max	V _{IN} = 7.0V	
		74F	7.0						
I _{CEX}	Output High Leakage Current	54F	250			μA	Max	V _{OUT} = V _{CC}	
		74F	50						
V _{ID}	Input Leakage Test	74F	4.75			V	0.0	I _{ID} = 1.9 μA All Other Pins Grounded	
I _{OD}	Output Leakage Circuit Current	74F				μA	0.0	V _{IOD} = 150 mV All Other Pins Grounded	
I _{IL}	Input LOW Current				-0.6	mA	Max	V _{IN} = 0.5V (J _n , K _n) V _{IN} = 0.5V (S _{Dn}) V _{IN} = 0.5V (C _P) V _{IN} = 0.5V (C _{Dn})	
					-3.0				
					-8.0				
					-10.0				
I _{OS}	Output Short-Circuit Current				-60	mA	Max	V _{OUT} = 0V	
I _{CCH}	Power Supply Current				12.0	19.0	mA	Max	V _O = HIGH
I _{CCL}	Power Supply Current				12.0	19.0	mA	Max	V _O = LOW

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

Symbol	Parameter	74F			54F		74F		Units	Fig. No.
		$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{V}$ $C_L = 50\text{ pF}$			$T_A, V_{CC} = \text{Mil}$ $C_L = 50\text{ pF}$		$T_A, V_{CC} = \text{Com}$ $C_L = 50\text{ pF}$			
		Min	Typ	Max	Min	Max	Min	Max		
f_{max}	Maximum Clock Frequency	75	95				70		MHz	2-1
t_{PLH}	Propagation Delay $\overline{\text{CP}}$ to Q_n or \overline{Q}_n	3.0	5.0	6.5			3.0	7.5	ns	2-3
t_{PHL}		3.0	5.5	7.5			3.0	8.5		
t_{PLH}	Propagation Delay \overline{C}_{Dn} or \overline{S}_{Dn} to Q_n or \overline{Q}_n	3.0	4.5	6.5			3.0	7.5	ns	2-3
t_{PHL}		3.0	4.5	6.5			3.0	7.5		

AC Operating Requirements: See Section 2 for Waveforms

Symbol	Parameter	74F		54F		74F		Units	Fig. No.
		$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{V}$		$T_A, V_{CC} = \text{Mil}$		$T_A, V_{CC} = \text{Com}$			
		Min	Max	Min	Max	Min	Max		
$t_s(\text{H})$	Setup Time, HIGH or LOW	4.0				5.0		ns	2-6
$t_s(\text{L})$	J_n or K_n to $\overline{\text{CP}}$	3.0				3.5			
$t_h(\text{H})$	Hold Time, HIGH or LOW	0				0		ns	2-6
$t_h(\text{L})$	J_n or K_n to $\overline{\text{CP}}$	0				0			
$t_w(\text{H})$	$\overline{\text{CP}}$ Pulse Width	4.5				5.0		ns	2-4
$t_w(\text{L})$	HIGH or LOW	4.5				5.0			
$t_w(\text{L})$	\overline{C}_{Dn} or \overline{S}_{Dn} Pulse Width, LOW	4.5				5.0		ns	2-4
t_{rec}	Recovery Time $\overline{S}_{Dn}, \overline{C}_{Dn}$ to $\overline{\text{CP}}$	4.0				5.0		ns	2-6