

SN54ABT640, SN74ABT640 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS104C – FEBRUARY 1991 – REVISED JANUARY 1997

- State-of-the-Art *EPIC-II^B*™ BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce) < 1 V at $V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$
- High-Drive Outputs (–32-mA I_{OH} , 64-mA I_{OL})
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Plastic (N) and Ceramic (J) DIPs


description

The 'ABT640 bus transceivers are designed for asynchronous communication between data buses. These devices transmit inverted data from the A bus to the B bus or from the B bus to the A bus, depending on the level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated.


To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT640 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ABT640 is characterized for operation from -40°C to 85°C .

SN54ABT640 . . . J PACKAGE
SN74ABT640 . . . DB, DW, N, OR PW PACKAGE
(TOP VIEW)



SN54ABT640 . . . FK PACKAGE
(TOP VIEW)



FUNCTION TABLE

| INPUTS | | OPERATION |
|-----------------|-----|------------------------------|
| \overline{OE} | DIR | |
| L | L | \overline{B} data to A bus |
| L | H | \overline{A} data to B bus |
| H | X | Isolation |



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-II^B is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54ABT640, SN74ABT640 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS


SCBS104C – FEBRUARY 1991 – REVISED JANUARY 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



To Seven Other Transceivers

SN54ABT640, SN74ABT640 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS104C – FEBRUARY 1991 – REVISED JANUARY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| | |
|---|-----------------|
| Supply voltage range, V_{CC} | –0.5 V to 7 V |
| Input voltage range, V_I (see Note 1) | –0.5 V to 7 V |
| Voltage range applied to any output in the high or power-off state, V_O | –0.5 V to 5.5 V |
| Current into any output in the low state, I_O : SN54ABT640 | 96 mA |
| SN74ABT640 | 128 mA |
| Input clamp current, I_{IK} ($V_I < 0$) | –18 mA |
| Output clamp current, I_{OK} ($V_O < 0$) | –50 mA |
| Package thermal impedance, θ_{JA} (see Note 2): DB package | 115°C/W |
| DW package | 97°C/W |
| N package | 67°C/W |
| PW package | 128°C/W |
| Storage temperature range, T_{stg} | –65°C to 150°C |

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions (see Note 3)

| | SN54ABT640 | | SN74ABT640 | | UNIT |
|--|-----------------|----------|------------|----------|------|
| | MIN | MAX | MIN | MAX | |
| V_{CC} Supply voltage | 4.5 | 5.5 | 4.5 | 5.5 | V |
| V_{IH} High-level input voltage | 2 | | 2 | | V |
| V_{IL} Low-level input voltage | | 0.8 | | 0.8 | V |
| V_I Input voltage | 0 | V_{CC} | 0 | V_{CC} | V |
| I_{OH} High-level output current | | –24 | | –32 | mA |
| I_{OL} Low-level output current | | 48 | | 64 | mA |
| $\Delta t/\Delta v$ Input transition rise or fall rate | Outputs enabled | | 5 | 5 | ns/V |
| T_A Operating free-air temperature | –55 | 125 | –40 | 85 | °C |

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.

SN54ABT640, SN74ABT640 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS104C – FEBRUARY 1991 – REVISED JANUARY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | | T _A = 25°C | | | SN54ABT640 | | SN74ABT640 | | UNIT | |
|--------------------------|---|--|-------------------------|------|---------|------------|------|------------|------|------|----|
| | | | MIN | TYP† | MAX | MIN | MAX | MIN | MAX | | |
| V _{IK} | V _{CC} = 4.5 V, I _I = -18 mA | | -1.2 | | | -1.2 | | -1.2 | | V | |
| V _{OH} | V _{CC} = 4.5 V, I _{OH} = -3 mA | | 2.5 | | | 2.5 | | 2.5 | | V | |
| | V _{CC} = 5 V, I _{OH} = -3 mA | | 3 | | | 3 | | 3 | | | |
| | V _{CC} = 4.5 V | I _{OH} = -24 mA | 2 | | | 2 | | | | | |
| I _{OH} = -32 mA | | 2* | | | | | 2 | | | | |
| V _{OL} | V _{CC} = 4.5 V | | I _{OL} = 48 mA | | | 0.55 | | | | V | |
| | | | I _{OL} = 64 mA | | | 0.55* | | 0.55 | | | |
| V _{hys} | | | 100 | | | | | | | mV | |
| I _I | Control inputs | V _{CC} = 5.5 V, V _I = V _{CC} or GND | ±1 | | | ±1 | | ±1 | | µA | |
| | A or B ports | | ±100 | | | ±100 | | ±100 | | | |
| I _{OZH} ‡ | V _{CC} = 5.5 V, V _O = 2.7 V | | 50 | | | 50 | | 50 | | µA | |
| I _{OZL} ‡ | V _{CC} = 5.5 V, V _O = 0.5 V | | -50 | | | -50 | | -50 | | µA | |
| I _{off} | V _{CC} = 0, V _I or V _O ≤ 4.5 V | | ±100 | | | | | ±100 | | µA | |
| I _{CEX} | V _{CC} = 5.5 V, V _O = 5.5 V | | Outputs high | | 50 | | 50 | | 50 | | µA |
| I _O § | V _{CC} = 5.5 V, V _O = 2.5 V | | -50 | -100 | -180 | -50 | -180 | -50 | -180 | mA | |
| I _{CC} | A or B ports | V _{CC} = 5.5 V, I _O = 0, V _I = V _{CC} or GND | Outputs high | | 5 250 | | 250 | | 250 | | µA |
| | | | Outputs low | | 24 30 | | 30 | | 30 | | mA |
| | | | Outputs disabled | | 0.5 250 | | 250 | | 250 | | µA |
| ΔI _{CC} ¶ | Data inputs | V _{CC} = 5.5 V, One input at 3.4 V, Other inputs at V _{CC} or GND | Outputs enabled | | 1.5 | | 1.5 | | 1.5 | | mA |
| | | | Outputs disabled | | 0.05 | | 0.05 | | 0.05 | | |
| | Control inputs | V _{CC} = 5.5 V, One input at 3.4 V, Other inputs at V _{CC} or GND | | 1.5 | | 1.5 | | 1.5 | | | |
| C _i | Control inputs | V _I = 2.5 V or 0.5 V | | 4 | | | | | pF | | |
| C _{io} | A or B ports | V _O = 2.5 V or 0.5 V | | 7 | | | | | pF | | |

* On products compliant to MIL-PRF-38535, this parameter does not apply.

† All typical values are at V_{CC} = 5 V.

‡ The parameters I_{OZH} and I_{OZL} include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)


| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CC} = 5 V, T _A = 25°C | | | SN54ABT640 | | SN74ABT640 | | UNIT |
|------------------|------------------------|-------------|--|-----|-----|------------|-----|------------|-----|------|
| | | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| t _{PLH} | A or B | B or A | 1 | 2.7 | 4.2 | 1 | 5 | 1 | 4.9 | ns |
| t _{PHL} | | | 1.5 | 2.7 | 4.3 | 1.5 | 5 | 1.5 | 4.9 | |
| t _{PZH} | $\overline{\text{OE}}$ | A or B | 1.5 | 3.7 | 4.9 | 1.5 | 5.9 | 1.5 | 5.8 | ns |
| t _{PZL} | | | 1.3 | 5 | 5.9 | 1.3 | 7.4 | 1.3 | 7.3 | |
| t _{PHZ} | $\overline{\text{OE}}$ | A or B | 2.5 | 4.1 | 6.5 | 2.5 | 6.9 | 2.5 | 6.8 | ns |
| t _{PLZ} | | | 2 | 3.3 | 5.3 | 2 | 5.6 | 2 | 5.5 | |

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION




| TEST | S1 |
|-------------------|------|
| t_{PLH}/t_{PHL} | Open |
| t_{PLZ}/t_{PZL} | 7 V |
| t_{PHZ}/t_{PZH} | Open |


LOAD CIRCUIT




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

PRODUCT FOLDER | PRODUCT INFO: [FEATURES](#) | [DESCRIPTION](#) | [DATASHEETS](#) | [PRICING/AVAILABILITY/PKG](#) | [SAMPLES](#)
[APPLICATION NOTES](#) | [USER GUIDES](#) | [MORE LITERATURE](#)

PRODUCT SUPPORT: [TRAINING](#)

SN74ABT640, Octal Bus Transceivers With 3-State Outputs

DEVICE STATUS: **ACTIVE**

| PARAMETER NAME | SN74ABT640 |
|-------------------|------------|
| Voltage Nodes (V) | 5 |
| Vcc range (V) | 4.5 to 5.5 |
| Input Level | TTL |
| Output Level | TTL |
| Output Drive (mA) | -32/64 |
| No. of Outputs | 8 |
| Logic | Inv |
| Static Current | 15.12 |
| tpd max (ns) | 4.9 |

FEATURES

[▲Back to Top](#)

- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce) < 1 V at $V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$
- High-Drive Outputs (-32-mA I_{OH} , 64-mA I_{OL})
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Plastic (N) and Ceramic (J) DIPs

EPIC-IIB is a trademark of Texas Instruments Incorporated.

DESCRIPTION

[▲Back to Top](#)

The 'ABT640 bus transceivers are designed for asynchronous communication between data buses. These devices transmit inverted data from the A bus to the B bus or from the B bus to the A bus, depending on the level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT640 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ABT640 is characterized for operation from -40°C to 85°C .

TECHNICAL DOCUMENTS

[▲Back to Top](#)

To view the following documents, [Acrobat Reader 4.0](#) is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET[▲ Back to Top](#)Full datasheet in Acrobat PDF: [sn74abt640.pdf](#) (107 KB, Rev. C) (Updated: 01/01/1997)**APPLICATION NOTES**[▲ Back to Top](#)View Application Notes for [Digital Logic](#)

- [Advanced BiCMOS Technology \(ABT\) Logic Characterization Information \(Rev. B\)](#) (SCBA008B - Updated: 06/01/1997)
- [Advanced BiCMOS Technology \(ABT\) Logic Enables Optimal System Design \(Rev. A\)](#) (SCBA001A - Updated: 03/01/1997)
- [Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs \(Rev. A\)](#) (SCBA012A - Updated: 08/01/1997)
- [Designing With Logic \(Rev. C\)](#) (SDYA009C - Updated: 06/01/1997)
- [Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits \(SZZA026\)](#) (SZZA026 - Updated: 06/20/2001)
- [Family of Curves Demonstrating Output Skews for Advanced BiCMOS Devices \(Rev. A\)](#) (SCBA006A - Updated: 12/01/1996)
- [Implications of Slow or Floating CMOS Inputs \(Rev. C\)](#) (SCBA004C - Updated: 02/01/1998)
- [Input and Output Characteristics of Digital Integrated Circuits \(SDYA010\)](#) (SDYA010 - Updated: 10/01/1996)
- [LVT-to-LVTH Conversion](#) (SCEA010 - Updated: 12/08/1998)
- [Live Insertion](#) (SDYA012 - Updated: 10/01/1996)
- [Logic Solutions For IEEE Std 1284](#) (SCEA013 - Updated: 06/01/1999)
- [Power-Up 3-State \(PU3S\) Circuits in TI Standard Logic Devices \(SZZA033\)](#) (SZZA033 - Updated: 05/10/2002)
- [Quad Flatpack No-Lead Logic Packages \(Rev. C\)](#) (SCBA017C - Updated: 11/22/2002)
- [TI IBIS File Creation, Validation, and Distribution Processes \(SZZA034\)](#) (SZZA034 - Updated: 08/29/2002)
- [Understanding Advanced Bus-Interface Products Design Guide](#) (SCAA029, 253 KB - Updated: 05/01/1996)
- [Understanding and Interpreting Texas Instruments Standard-Logic Products Data Sh \(Rev. A\)](#) (SZZA036A - Updated: 02/27/2003)

MORE LITERATURE[▲ Back to Top](#)

- [Enhanced Plastic Portfolio Brochure](#) (SGZB004, 387 KB - Updated: 08/19/2002)
- [Logic Reference Guide](#) (SCYB004, 1032 KB - Updated: 10/23/2001)
- [MicroStar Junior BGA Design Summary](#) (SCET004, 167 KB - Updated: 07/28/2000)
- [Military Brief](#) (SGYN138, 803 KB - Updated: 10/10/2000)
- [Overview of IEEE Std 91-1984, Explanation of Logic Symbols Training Booklet \(Rev. A\)](#) (SDYZ001A, 138 KB - Updated: 07/01/1996)
- [Palladium Lead Finish User's Manual](#) (SDYV001, 2041 KB - Updated: 11/01/1996)
- [QML Class V Space Products Military Brief \(Rev. A\)](#) (SGZN001A, 257 KB - Updated: 10/07/2002)

USER GUIDES[▲ Back to Top](#)

- [LOGIC Pocket Data Book](#) (SCYD013, 4837 KB - Updated: 12/05/2002)

SAMPLES[▲ Back to Top](#)

| ORDERABLE DEVICE | PACKAGE INDUSTRY (TI) | PINS | TEMP (°C) | STATUS | PRODUCT CONTENT | SAMPLES |
|------------------|----------------------------|------|-----------|--------|--------------------------------------|---------------------------------|
| SN74ABT640DBR | SSOP (DB) | 20 | -40 TO 85 | ACTIVE | View Product Content | Request Samples |
| SN74ABT640DW | SOIC (DW) | 20 | -40 TO 85 | ACTIVE | View Product Content | Request Samples |
| SN74ABT640DWR | SOIC (DW) | 20 | -40 TO 85 | ACTIVE | View Product Content | Request Samples |
| SN74ABT640N | PDIP (N) | 20 | -40 TO 85 | ACTIVE | View Product Content | Request Samples |
| SN74ABT640PWR | TSSOP (PW) | 20 | -40 TO 85 | ACTIVE | View Product Content | Request Samples |

PRICING/AVAILABILITY/PKG[▲ Back to Top](#)

DEVICE INFORMATION
Updated Daily

| ORDERABLE DEVICE | STATUS | PACKAGE TYPE PINS | TEMP (°C) | PRODUCT CONTENT | BUDGETARY PRICING QTY SUS | STD PACK QTY |
|------------------|----------|---------------------------------|-----------|-------------------------------|-----------------------------|--------------|
| SN74ABT640DBLE | OBSOLETE | SSOP (DB) 20 | -40 TO 85 | View Contents | 1KU | |
| SN74ABT640DBR | ACTIVE | SSOP (DB) 20 | -40 TO 85 | View Contents | 1KU 2.31 | 2000 |
| SN74ABT640DW | ACTIVE | SOIC (DW) 20 | -40 TO 85 | View Contents | 1KU 2.31 | 25 |
| SN74ABT640DWR | ACTIVE | SOIC (DW) 20 | -40 TO 85 | View Contents | 1KU 2.35 | 2000 |
| SN74ABT640N | ACTIVE | PDIP (N) 20 | -40 TO 85 | View Contents | 1KU 2.31 | 20 |
| SN74ABT640NSR | ACTIVE | SOP (NS) 20 | | View Contents | 1KU 2.31 | 2000 |
| SN74ABT640PW | ACTIVE | TSSOP (PW) 20 | -40 TO 85 | View Contents | 1KU 1.47 | 70 |
| SN74ABT640PWR | ACTIVE | TSSOP (PW) 20 | -40 TO 85 | View Contents | 1KU 2.31 | 2000 |

TI INVENTORY STATUS
As Of 09:00 AM GMT, 17 Apr 2003

| IN STOCK | IN PROGRESS QTY DATE | LEAD TIME |
|----------|------------------------|-----------|
| 0* | | Call** |
| 0* | 1225 21 Apr | 4 WKS |
| | 2000 30 Apr | |
| | > 10k 08 May | |
| 1325* | > 10k 12 May | 4 WKS |
| 0* | > 10k 08 May | 4 WKS |
| 0* | 140 30 Apr | 4 WKS |
| 0* | > 10k 08 May | 4 WKS |
| 0* | > 10k 08 May | 4 WKS |
| 0* | > 10k 08 May | 4 WKS |

REPORTED DISTRIBUTOR INVENTORY
As Of 09:00 AM GMT, 17 Apr 2003

| DISTRIBUTOR COMPANY REGION | IN STOCK | PURCHASE |
|--|----------|-------------------------|
| None Reported View Distributors | | |
| DigiKey Americas | 292 | BUY NOW |
| EBV Electronik Europe | > 1k | BUY NOW |
| Arrow Americas | 382 | BUY NOW |
| DigiKey Americas | 90 | BUY NOW |
| Avnet Americas | 65 | BUY NOW |
| Avnet Americas | > 1k | BUY NOW |
| DigiKey Americas | > 1k | BUY NOW |
| DigiKey Americas | 449 | BUY NOW |
| Avnet-SILICA Europe | 163 | BUY NOW |
| EBV Electronik Europe | 17 | BUY NOW |
| None Reported View Distributors | | |
| None Reported View Distributors | | |
| DigiKey Americas | > 1k | BUY NOW |

Table Data Updated on: 4/17/2003