

# MITSUBISHI HIGH SPEED CMOS M74HCT00P/FP/DP

## QUADRUPLE 2-INPUT POSITIVE NAND GATE WITH LSTTL-COMPATIBLE INPUTS

### DESCRIPTION

The M74HCT00P is a semiconductor integrated circuit consisting of four 2-input positive-logic NAND gates, usable as negative-logic NOR gates.

### FEATURES

- TTL level input  $V_{IL} = 0.8V$  max  $V_{IH} = 2.0V$  min
- High-speed: 8ns typ. ( $C_L = 15pF$ ,  $V_{CC} = 5V$ )
- Low power dissipation:  $5\mu W$ /package, max ( $V_{CC} = 5V$ ,  $T_a = 25^\circ C$ , quiescent state)
- Capable of driving 10 74LSTTL loads
- Wide operating temperature range:  $T_a = -40 \sim +85^\circ C$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HCT00 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS00.

As the inputs are TTL level, the device can be used as a level converter from LSTTL to high-speed CMOS. In that case, no pull-up resistors are required.


Buffered Y outputs improve input-to-output transfer characteristics and reduce output impedance variations to a minimum with respect to input voltage variations.

When both inputs A and B inputs are high, the output Y will become low, and when at least one of the inputs is low, the output Y will become high.

### FUNCTION TABLE

Inputs		Output
A	B	Y
L	L	H
H	L	H
L	H	H
H	H	L

### PIN CONFIGURATION (TOP VIEW)



### LOGIC DIAGRAM (EACH GATE)



**QUADRUPLE 2-INPUT POSITIVE NAND GATE WITH LSTTL-COMPATIBLE INPUTS**

**ABSOLUTE MAXIMUM RATINGS** ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_i$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_o$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0V$	-20	mA
		$V_i > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_o < 0V$	-20	mA
		$V_o > V_{CC}$	20	
$I_O$	Output current, per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 50$	mA
$P_d$	Power dissipation	(Note 1)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 1 : M74HCT00FP,  $T_a = -40 \sim +60^\circ\text{C}$  and  $T_a = 60 \sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HCT00DP,  $T_a = -40 \sim +50^\circ\text{C}$  and  $T_a = 50 \sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	4.5		5.5	V
$V_i$	Input voltage	0		$V_{CC}$	V
$V_o$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

**ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits					Unit
			25 $^\circ\text{C}$			$-40 \sim +85^\circ\text{C}$		
			Min	Typ	Max	Min	Max	
$V_{IH}$	High-level input voltage	$V_o = 0.1V, V_{CC} = 0.1V$ $I_{O_i} = 20\mu\text{A}$	2.0			2.0		V
$V_{IL}$	Low-level input voltage	$V_{CC} = 0.1V$ $I_{O_i} = 20\mu\text{A}$			0.8		0.8	V
$V_{OH}$	High-level output voltage	$V_i = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$		$V_{CC} = 0.1$	$V_{CC} = 0.1$		V
			$I_{OH} = -4.0\text{mA}, V_{CC} = 4.5V$	4.18		4.13		
$V_{OL}$	Low-level output voltage	$V_i = V_{IH}$	$I_{OL} = 20\mu\text{A}$			0.1	0.1	V
			$I_{OL} = 4.0\text{mA}, V_{CC} = 4.5V$		0.26		0.33	
$I_{IH}$	High-level input current	$V_i = 5.5V$	$I_{OH} = -4.8\text{mA}, V_{CC} = 5.5V$			0.1	1.0	$\mu\text{A}$
			$I_{OL} = 4.8\text{mA}, V_{CC} = 5.5V$		0.26		0.33	
$I_{CC}$	Quiescent supply current	$V_i = V_{CC}, GND, I_O = 0\mu\text{A}$				1.0	10.0	$\mu\text{A}$
$\Delta I_{CC}$	Maximum quiescent state supply current	$V_i = 2.4V, 0.4V$ (Note 2)				2.7	2.9	mA

Note 2 : Only one input is set at this value and all others are fixed at  $V_{CC}$  or GND.

QUADRUPLE 2-INPUT POSITIVE NAND GATE WITH LSTTL-COMPATIBLE INPUTS

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 15pF$ (Note 4)			10	ns
$t_{THL}$					10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time				15	ns
$t_{PHL}$					15	ns


SWITCHING CHARACTERISTICS ( $V_{CC} = 5V \pm 10\%, T_a = -40 \sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit
			25°C			-40~+85°C		
			Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)			15		19	ns
$t_{THL}$					15		19	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time				18		24	ns
$t_{PHL}$					18		24	ns
$C_I$	Input capacitance				10		10	pF
$C_{PD}$	Power dissipation capacitance (Note 3)						pF	

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per gate)  
The power dissipated during operation under no-load conditions is calculated using the following formula:


$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$$

Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



MITSUBISHI HIGH SPEED CMOS  
PACKAGE OUTLINES




6249827 MITSUBISHI (DGTL LOGIC)

91D 12849

D T-90-20




TYPE 14P4 14-PIN MOLDED PLASTIC DIP

Dimension in mm



TYPE 16P4 16-PIN MOLDED PLASTIC DIP



Dimension in mm



MITSUBISHI HIGH SPEED CMOS  
**PACKAGE OUTLINES**

6249827 MITSUBISHI (DGTL LOGIC)

91D 12850 D.T-90-20



2933 G-02

MITSUBISHI ELECTRIC CO. TOKYO, JAPAN



MITSUBISHI HIGH SPEED CMOS  
PACKAGE OUTLINES

6249827 MITSUBISHI (DGTL LOGIC)

91D 12851 D T-90.20



TYPE 14P2N 14PIN MOLDED PLASTIC SOP



Dimension in mm



TYPE 16P2N 16PIN MOLDED PLASTIC SOP



Dimension in mm





6249827 MITSUBISHI (DGTL LOGIC)

91D 12853 D T90-20





MITSUBISHI HIGH SPEED CMOS  
PACKAGE OUTLINES

6249827 MITSUBISHI (DGTL LOGIC)

91D 12854 D T-90-20

