

## 54S112 Flip-Flop

### Dual J-K Edge-Triggered Flip-Flop

#### Military Logic Products

#### Product Specification

#### DESCRIPTION

The 54S112 is a dual J-K negative edge-triggered flip-flop featuring individual J, K, Clock, Set and Reset inputs. The Set ( $\bar{S}_D$ ) and Reset ( $\bar{R}_D$ ) inputs, when Low, set or reset the outputs as shown in the Function Table regardless of the levels at the other inputs.

A High level on the Clock ( $\bar{C}P$ ) input enables the J and K inputs and data will be accepted. The logic levels at the J and K inputs may be allowed to change while the  $\bar{C}P$  is High and the flip-flop will perform according to the Function Table as long as minimum setup and hold times are observed. Output state changes are initiated by the High-to-Low transition of  $\bar{C}P$ .

#### ORDERING INFORMATION

DESCRIPTION	ORDER CODE
16-Pin Ceramic DIP	54S112/BEA
16-Pin Ceramic FlatPack	54S112/BFA
16-Pin Ceramic LLCC	54S112/B2A

#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54S
$\bar{C}P$	Clock input	2SUL
$\bar{R}_D, \bar{S}_D$	Reset and Set inputs	3.5SUL
J, K	Data inputs	1SUL
Q, $\bar{Q}$	Outputs	10SUL

NOTE: A 54S Unit Load (SUL) is 50 $\mu$ A  $I_{IH}$  and -2.0mA  $I_{IL}$ .


#### ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	RATING	UNIT
$V_{CC}$	Supply voltage	7.0	V
$V_I$	Input voltage range	-0.5 to +5.5	V
$I_I$	Input current range	-30 to +5.0	mA
$V_O$	Voltage applied to output in High output state range	-0.5 to + $V_{CC}$	V
$T_{STG}$	Storage temperature range	-65 to +125	$^{\circ}$ C

#### PIN CONFIGURATION




#### LOGIC SYMBOL



# Flip-Flops

# 54S112

## LOGIC DIAGRAM



## FUNCTION TABLE

OPERATING MODE	INPUTS					OUTPUTS	
	$\bar{S}_D$	$\bar{R}_D$	CP	J	K	Q	$\bar{Q}$
Asynchronous Set	L	H	X	X	X	H	L
Asynchronous reset (clear)	H	L	X	X	X	L	H
Undetermined	L	L	X	X	X	H	H
Toggle	H	H	↓	h	h	$\bar{q}$	q
Load "0" (Reset)	H	H	↓	l	h	L	H
Load "1" (Set)	H	H	↓	h	l	H	L
Hold "no change"	H	H	↓	l	l	q	$\bar{q}$

H = High voltage level steady state.

h = High voltage level one setup time prior to the High-to-Low Clock transition.

L = Low voltage level steady state.

l = Low voltage level one setup time prior to the High-to-Low Clock transition.

q = Lower case letters indicate the state of the referenced output one setup time prior to the High-to-Low Clock transition.

X = Don't Care.

↓ = High-to-Low Clock transition.

### NOTE:

Both outputs will be High while both  $\bar{S}_D$  and  $\bar{R}_D$  are Low, but the output states are unpredictable if  $\bar{S}_D$  and  $\bar{R}_D$  go High simultaneously.

## RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
$V_{CC}$	Supply voltage	4.5	5.0	5.5	V
$V_{IH}$	High-level input voltage	2.0			V
$V_{IL}$	Low-level input voltage			+0.8	V
				+0.7	V
$I_K$	Input clamp current			-18	mA
$I_{OH}$	High-level output current			-1000	$\mu$ A
$I_{OL}$	Low-level output current			20	mA
$T_A$	Operating free-air temperature range	-55		+125	$^{\circ}$ C

## Flip-Flops

54S112

## DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS <sup>1</sup>	LIMITS			UNIT
			Min	Typ <sup>2</sup>	Max	
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = Min, V <sub>IH</sub> = Min, V <sub>IL</sub> = Max, I <sub>OH</sub> = Max	2.5	3.4		V
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = Min, V <sub>IH</sub> = Min, V <sub>IL</sub> = Max, I <sub>OL</sub> = Max			0.5	V
		+125°C			0.45	V
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = Min, I <sub>I</sub> = I <sub>IK</sub>			-1.2	V
I <sub>IH2</sub>	Input current at maximum input voltage	V <sub>CC</sub> = Max, V <sub>I</sub> = 5.5V			1.0	mA
I <sub>IH1</sub>	High-level input current	V <sub>CC</sub> = Max, V <sub>I</sub> = 2.7V	J, K inputs		50	μA
			$\overline{R}_D$ , $\overline{S}_D$ inputs		100	μA
			$\overline{CP}$ inputs		100	μA
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> = Max, V <sub>I</sub> = 0.5V	J, K inputs		-1.6	mA
			$\overline{R}_D$ , $\overline{S}_D$ inputs		-7	mA
			$\overline{CP}$ inputs		-4	mA
I <sub>OS</sub>	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = Max	-40		-110	mA
I <sub>CC</sub>	Supply current <sup>4</sup> (total)	V <sub>CC</sub> = Max		15	50	mA

AC ELECTRICAL CHARACTERISTICS T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5.0V<sup>5</sup>

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS		UNIT
			C <sub>L</sub> = 15pF		
			Min	Max	
f <sub>MAX</sub>	Maximum clock frequency	Waveform 1	80		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Clock to output	Waveform 1		7.0	ns
				7.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay $\overline{S}_D$ or $\overline{R}_D$ to output	Waveform 2		7.0	ns
				7.0	ns

AC SETUP REQUIREMENTS T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5.0V

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS		UNIT
			Min	Max	
t <sub>w</sub> (H)	Clock pulse width (High)	Waveform 1	6.0		ns
t <sub>w</sub> (L)	Clock pulse width (Low)	Waveform 1	6.5		ns
t <sub>w</sub> (L)	Set or reset pulse width (Low)	Waveform 2	8.0		ns
t <sub>s</sub>	Setup time J or K to clock	Waveform 1	4.0		ns
t <sub>h</sub>	Hold time J or K to clock	Waveform 1	0		ns

AC ELECTRICAL CHARACTERISTICS T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5.0V

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS		UNIT
			C <sub>L</sub> = 50pF		
			Min	Max	
f <sub>MAX</sub>	Maximum clock frequency	Waveform 1	80		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Clock to output	Waveform 1		9.0	ns
				9.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay $\overline{S}_D$ or $\overline{R}_D$ to output	Waveform 2		9.0	ns
				9.0	ns

# Flip-Flops

54S112

## AC ELECTRICAL CHARACTERISTICS $T_A = -55^\circ\text{C}$ and $+125^\circ\text{C}$ , $V_{CC} = 5.0\text{V}^5$

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS		UNIT
			$C_L = 50\text{pF}$		
			Min	Max	
$f_{MAX}$	Maximum clock frequency	Waveform 1	60		MHz
$t_{PLH}$ $t_{PHL}$	Propagation delay Clock to output	Waveform 1		11.0 11.0	ns ns
$t_{PLH}$ $t_{PHL}$	Propagation delay $S_D$ or $R_D$ to output	Waveform 2		11.0 11.0	ns ns


## AC SETUP REQUIREMENTS $T_A = -55^\circ\text{C}$ and $+125^\circ\text{C}$ , $V_{CC} = 5.0\text{V}^5$

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS		UNIT
			Min	Max	
$t_w(H)$	Clock pulse width (High)	Waveform 1	10		ns
$t_w(L)$	Clock pulse width (Low)	Waveform 1	10		ns
$t_w(L)$	Set or reset pulse width (Low)	Waveform 2	10		ns
$t_s$	Setup time J or K to clock	Waveform 1	9.0		ns
$t_h$	Hold time J or K to clock	Waveform 1	2		ns

**NOTES:**

1. For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions for the applicable type and function table operating mode.
2. All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .
3. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
4. With the Clock input grounded and all outputs open,  $I_{CC}$  is measured with the Q and  $\bar{Q}$  outputs High in turn.
5. These parameters are guaranteed, but not 0 tested.

## AC WAVEFORMS



# Flip-Flops

54S112

## TEST CIRCUIT AND WAVEFORM

**Test Circuit for 54 Totem-Pole Outputs**

**Input Pulse Definition**

FAMILY	INPUT PULSE CHARACTERISTICS					
	R <sub>L</sub>	V <sub>M</sub>	Rep. Rate	T <sub>W</sub>	T <sub>TLH</sub>	T <sub>THL</sub>
54SXXX	280Ω	1.5V	1MHz	500ns	≤2.5ns	≤2.5ns

**DEFINITIONS:**  
 C<sub>L</sub> = Load capacitance includes jig and probe capacitance; see AC Characteristics for value.  
 R<sub>T</sub> = Termination resistance should be equal to Z<sub>OUT</sub> of Pulse Generators.  
 D = Diodes are 1N916, 1N3064, or equivalent.  
 V<sub>X</sub> = Unlocked pins must be held at ≤0.8V, ≥2.7V or open per Function Table.