

COMPLETE 12-BIT, 15 μ SEC A/D CONVERTER WITH μ P INTERFACE


FEATURES

- Complete 12-bit A/D converter with sample-hold, reference, clock, and three-state outputs
- Low power dissipation: 150mW max
- 12-bit linearity over temperature
- Fast conversion time: 15 μ sec max
- Monolithic construction

DESCRIPTION

The SP674A is a complete 12-bit successive-approximation A/D converter with three-state output buffers for direct interface to 8-, 12- or 16-bit microprocessor buses. The device is integrated on a single die and includes an internal reference, clock and a sample-hold.


The SP674A has standard bipolar and unipolar input ranges of 10V and 20V that are controlled by a bipolar offset pin and laser trimmed for specified linearity, gain and offset accuracy. Power requirements are +5V and +12V to +15V with a maximum dissipation of 150mW at the specified voltages. Power consumption is about five times lower than currently available devices, and a



negative supply is not required. Conversion time of 15 μ sec max is also featured.

The SP674A is available in 9 product grades. The SP674AJ, AK and AL are specified over a 0°C to +70°C temperature range; the SP674AA, AB and AC: -40°C to +85°C; and the SP674AS, AT and AU: -55°C to +125°C. Processing in accordance with MIL-STD-883C is also available.

FUNCTIONAL DIAGRAM



SPECIFICATIONS


(Typical @ +25°C with $V_{CC} = +15V$, $V_{EE} = 0V$, $V_{LOGIC} = +5V$ unless otherwise specified)

MODEL	SP 674AJ	SP 674AK	SP 674AL	SP 674AS	SP 674AT	SP 674AU
RESOLUTION (max)	12 Bits	*	*	*	*	*
TYPE	Successive Approximation	*	*	*	*	*
ANALOG INPUTS						
Input Ranges						
Bipolar	±5V, ±10V	*	*	*	*	*
Unipolar	0 to +10V, 0 to +20V	*	*	*	*	*
Input Impedance						
10 Volt Span	3.75kΩ min, 6.25kΩ max	*	*	*	*	*
20 Volt Span	15kΩ min, 25kΩ max	*	*	*	*	*
DIGITAL INPUTS						
Logic Inputs						
CE, CS, R/C, A ₀ , 12 \bar{B}						
Logic 1	+2.4V min, +5.5V max	*	*	*	*	*
Logic 0	-0.5V min, +0.8V max	*	*	*	*	*
Current						
0 to 5.5V Input	±50μA max	*	*	*	*	*
Capacitance	5pF	*	*	*	*	*
DIGITAL OUTPUTS						
Logic Outputs						
DB ₁₁ , DB ₀ , STS						
Logic 0	+0.4V max, I _{SINK} 1.6mA	*	*	*	*	*
Logic 1	+2.4V min, I _{SOURCE} 500 μA	*	*	*	*	*
Leakage (High Z State)	±40μA max (Data Bits Only)	*	*	*	*	*
Capacitance	5pF	*	*	*	*	*
Parallel Data						
Output Codes						
Unipolar	Positive True Binary	*	*	*	*	*
Bipolar	Positive True Offset Binary	*	*	*	*	*
REFERENCE						
Internal	10.00 ±0.1 Volts max	*	*	*	*	*
Output Current ¹	2mA	*	*	*	*	*
CONVERSION TIME						
12 Bit	9μSec min, 15μSec max	*	*	*	*	*
8 Bit	6μSec min, 10μSec max	*	*	*	*	*
ACCURACY						
Linearity Error @25°C, max						
(I _{min} to I _{max}), max	±1 LSB	±½ LSB	±½ LSB	±1 LSB	±½ LSB	±½ LSB
(I _{min} to I _{max}), min	±1 LSB	±½ LSB	±½ LSB	±1 LSB	±½ LSB	±½ LSB
Differential Linearity Error ² @25°C, min						
(I _{min} to I _{max}), min	11 Bits	12 Bits	12 Bits	11 Bits	12 Bits	12 Bits
Offset ³						
Unipolar, max						
Bipolar, max	±2 LSB	*	*	*	*	*
Full Scale Calibration Error (±% of FSR), max						
Fixed 50 Ω resistor from REF OUT to REF IN	0.3%	*	*	*	*	*
No Adjustment at +25°C, I _{min} to I _{max}	0.5%	0.4%	0.35%	0.8%	0.6%	0.4%
With Adjustment at +25°C, I _{min} to I _{max}	0.22%	0.12%	0.05%	0.5%	0.25%	0.12%
STABILITY						
Unipolar Offset (ppm/°C max)						
0°C to +70°C	±10	±5	±5			
-55°C to +125°C				±5	±2.5	±2.5
Bipolar Offset (ppm/°C max)						
0°C to +70°C	±10	±5	±5			
-55°C to +125°C				±10	±5	±2.5
Gain (Scale Factor)(ppm/°C max)						
0°C to +70°C	±50	±27	±10			
-55°C to +125°C				±50	±25	±12.5
POWER SUPPLY						
V _{LOGIC}	+4.5 to +5.5 Volts @ 3mA	*	*	*	*	*
V _{CC}	+11.4 to +16.5 Volts @ 9mA	*	*	*	*	*
Power Dissipation	110mW typ, 150mW max	*	*	*	*	*
POWER SUPPLY REJECTION						
Max. change in full scale calibration						
+13.5V ≤ V _{CC} ≤ +16.5V or +11.4V ≤ V _{CC} ≤ 12.6V	±2 LSB	±1 LSB	±1 LSB	±2 LSB	±1 LSB	±1 LSB
+4.5V ≤ V _{LOGIC} ≤ +5.5V	±½ LSB					
TEMPERATURE RANGE						
Operating	0°C to +70°C	*	*	-55°C to +125°C	**	**
Storage	-25°C to +85°C	*	*	-65°C to +150°C	**	**

NOTES: 1. Available for external loads. External load should not change during conversion. When supplying an external load and operating on a +12V supply, a buffer amplifier must be provided for the reference output. 2. Minimum resolution for which no missing codes are guaranteed. 3. Externally adjustable to zero. See applications information.

*Specifications same as SP 674AJ. **Specifications same as SP 674AS.

PACKAGE OUTLINE



NOTE: See ordering information for Leadless Chip Carrier & CERDIP package outline. Sipex reserves the right to ship CERDIP in lieu of ceramic package.

PIN ASSIGNMENTS

PIN	FUNCTION	PIN	FUNCTION
1	V _{LOGIC}	28	STS
2	12/8	27	DB ₁₁ (MSB)
3	CS	26	DB ₁₀
4	A ₀	25	DB ₉
5	R/C	24	DB ₈
6	CE	23	DB ₇
7	V _{CC}	22	DB ₆
8	REF OUT	21	DB ₅
9	ANA GND(AC)	20	DB ₄
10	REF IN	19	DB ₃
11	N/C*	18	DB ₂
12	BIP OFF	17	DB ₁
13	10V _{IN}	16	DB ₀ (LSB)
14	20V _{IN}	15	DIGITAL GND

*This pin is not connected to the device. V_{EE} is generated internally.

ABSOLUTE MAXIMUM RATINGS

V _{CC} to Digital Common	0 to +16.5V
V _{LOGIC} to Digital Common	0 to +7V
Analog Common to Digital Common	-0.5 to +1V
Control Inputs (CE, CS, A ₀ , 12/8, R/C) to Digital Common	-0.5V to V _{LOGIC} + 0.5V
Analog Inputs (REF IN, BIP OFF, 10V _{IN}) to Analog Common	±16.5V
20V _{IN} to Analog Common	±24V
REF OUT	Indefinite short to common Momentary short to V _{CC}
Power Dissipation	1000mW
Lead Temperature, Soldering	300°C, 10Sec

CONVERT MODE TIMING CHARACTERISTICS

Typical @25°C, V_{CC} = +15V or +10V, V_{LOGIC} = +5V, V_{EE} = 0V, unless otherwise specified.

AC ELECTRICAL CHARACTERISTICS

PARAMETER	TEST CONDITIONS ¹	MIN	MAX	UNITS
t _{DSC} STS Delay from CE			200	ns
t _{HEC} CE Pulse Width		50		ns
t _{SSC} CS to CE Setup		50		ns
t _{HSC} CS Low during CE High		50		ns
t _{SRC} R/C to CE Setup		50		ns
t _{HRC} R/C Low during CE High		50		ns
t _{SAC} A ₀ to CE Setup		0		ns
t _{HAC} A ₀ Valid during CE High		50		ns
t _C Conversion Time				
12-Bit Cycle	T _{min} to T _{max}	9	15	μs
8-Bit Cycle	T _{min} to T _{max}	6	10	μs

NOTE: 1. Time is measured from 50% level of digital transitions. Tested with a 100pF and 3kΩ load for high impedance to drive and tested with 10pF and 3kΩ load for drive to high impedance.




Figure 1. Convert Mode Timing Diagram

READ MODE TIMING CHARACTERISTICS

Typical @25°C, V_{CC} = +15V or +12V, V_{LOGIC} = +5V, V_{EE} = 0V, unless otherwise specified.

AC ELECTRICAL CHARACTERISTICS

PARAMETER	MIN	TYP	MAX	UNITS
t _{DD} Access Time from CE			150	ns
t _{HD} Data Valid After CE Low	25			ns
t _{HL} Output Float Delay			150	ns
t _{SSR} CS to CE Setup	50	0		ns
t _{SRR} R/C to CE Setup	0	0		ns
t _{SAR} A ₀ to CE Setup	50			ns
t _{HRS} CS Valid After CE Low	0	0		ns
t _{HRR} R/C High After CE Low	0	0		ns
t _{HAR} A ₀ Valid After CE Low	50			ns
t _{HS} STS Delay After Data Valid	100		600	ns




Figure 2. Read Mode Timing Diagram

STAND-ALONE MODE TIMING CHARACTERISTICS

Typical @25°C, $V_{CC} = +15V$ or $+12V$, $V_{LOGIC} = +5V$, $V_{EE} = 0V$, unless otherwise specified.

AC ELECTRICAL CHARACTERISTICS

PARAMETER	MIN	TYP	MAX	UNITS
t_{HRL} Low R/C Pulse Width	50			ns
t_{DS} STS Delay from R/C			200	ns
t_{HDR} Data Valid After R/C Low	25			ns
t_{HS} STS Delay After Data Valid	100		600	ns
t_{HRH} High R/C Pulse Width	150			ns
t_{DDR} Data Access Time			150	ns

SAMPLE AND HOLD

Acquisition Time ¹	1.0	1.4	1.8	μs
Aperture Uncertainty Time ¹		20		ns

NOTE: 1. Parameter is guaranteed by design and sampled characterization data.




Figure 3. Low Pulse For R/C - Outputs Enabled After Conversion




Figure 4. High Pulse For R/C - Outputs Enabled While R/C is High, Otherwise High Impedance

CIRCUIT OPERATION

The SP 674A is a complete 12-bit analog-to-digital converter which consists of a single chip version of the industry standard 674. This single chip contains a precision 12-bit capacitor digital-to-analog converter (CDAC) with voltage reference, comparator, successive-approximation register (SAR), sample and hold, clock, output buffers and control circuitry to make it possible to use the SP 674A with few external components.

When the control section of the SP 674A initiates a conversion command, the clock is enabled and the successive-approximation register is reset to all zeros. Once the conversion cycle begins, it can not be stopped or re-started and data is not available from the output buffers.

The SAR, timed by the clock, sequences through the conversion cycle and returns an end-of-convert flag to the control section of the ADC. The clock is then disabled by the control section, the output status goes low, and the control section is enabled to allow the data to be read by external command.

The internal SP 674A 12-bit CDAC is sequenced by the SAR starting from the MSB to the LSB at the beginning of the conversion cycle to provide an output voltage from the CDAC that is equal to the input signal voltage (which is divided by the input voltage divider network). The comparator determines whether the addition of each successively-weighted bit voltage causes the CDAC output voltage summation to be greater or less than the input voltage; if the sum is less, the bit is left on; if more, the bit is turned off. After testing all the bits, the SAR contains a 12-bit binary code which accurately represents the input signal to within $\pm 1/2$ LSB.

The internal reference provides the voltage reference to the CDAC with excellent stability over temperature and time. The reference is trimmed to 10.00 Volts $\pm 1\%$ and can supply up to 2mA to an external load in addition to that required to drive the reference input resistor (1mA) and offset resistor (1mA) when operating with $\pm 15V$ supplies. If the SP 674A is used with $\pm 12V$ supplies, or if external current must be supplied over the full temperature range, an external buffer amplifier is recommended. Any external load on the SP 674A reference must remain constant during conversion.

The sample and hold is a default function by virtue of the CDAC architecture. Therefore the majority of the S/H specifications are included within the A/D specifications.

Although there is no sample and hold circuit in the classical sense, the sampling nature of the capacitive DAC makes the SP 674A appear to have a built in sample and hold. This sample and hold action substantially increases the signal bandwidth of the SP 674A over that of similar competing devices.

Note that even though the user may use an external sample and hold for very high frequency inputs, the internal sample and hold still provides a very useful isolation function. Once the internal sample is taken by the CDAC capacitance, the input of the SP 674A is disconnected from the user's sample and hold. This prevents transients occurring during conversion from being inflicted upon the attached sample and hold buffer. All other 674 circuits will cause a transient load current on the sample and hold which will upset the buffer output and may add error to the conversion itself.

Furthermore, the isolation of the input after the acquisition time in the SP 674A allows the user an opportunity to release the hold on an external sample and hold and start it tracking the next sample. This will increase system throughput with the user's existing components.

SAMPLE AND HOLD FUNCTION

When using an external S/H, the SP 674A acts as any other 674 device because the internal S/H is transparent. The sample/hold function in the SP 674A is inherent to the capacitor DAC structure, and its timing characteristics are determined by the internally generated clock. However, for limited frequency ranges, the internal S/H may eliminate the need for an external S/H. This function will be explained in the next two sections.

The operation of the S/H function is internal to the SP 674A and is controlled through the normal R/C control line (refer to Figure 5.) When the R/C line makes a negative transition, the SP 674A starts the timing of the sampling and conversion. The first 2 clock cycles are allocated to signal acquisition of the input by the CDAC (this time is defined as t_{ACQ}). Following these two cycles, the input sample is taken and held. The A/D conversion follows this cycle with the duration controlled by the internal clock cycle.

During t_{ACQ} , the equivalent circuit of the SP 674A input is as shown in Figure 6 (the time constant of the input is independent of which input level is used). This CDAC capacitance must be charged up to the input voltage during t_{ACQ} . Since the CDAC time constant is 100 nsecs, there is more than enough time for settling the input to 12 bits of accuracy during t_{ACQ} . The excess time left during t_{ACQ} allows the user's buffer amp to settle after being switched to the CDAC load.

Note that because the sample is taken relative to the R/C transition, t_{ACQ} is also the traditional "aperture delay" of this internal sample and hold.

Since t_{ACQ} is measured in clock cycles, its duration will vary with the internal clock frequency. This results in $t_{ACQ} = 1.4 \mu\text{secs} \pm 0.4 \mu\text{secs}$ between units and over temperature.

Offset, gain and linearity errors of the S/H circuit, as well as the effects of its droop rate, are included in the overall specs for the SP 674A.




Figure 5. Sample and Hold Function




Figure 6. Equivalent SP 674A Input Circuit

APERTURE UNCERTAINTY

Often the limiting factor in the application of the sample and hold is the uncertainty in the time the actual sample is taken — i.e. the "aperture jitter" or t_{AJ} . The SP 674A has a nominal aperture jitter of 20 nsecs between samples. With this jitter, it is possible to accurately sample a wide range of input signals.

The aperture jitter causes an amplitude uncertainty for any input where the voltage is changing. The approximate voltage error due to aperture jitter depends on the slew rate of the signal at the sample point (See Figure 7). The magnitude of this change for a sine wave can be calculated:

Assume a sinusoidal signal, maximum slew rate, $S_R = 2 \pi f V_P$ (V_P = peak voltage, f = frequency of sine wave). For an N-bit converter to maintain $\pm 1/2$ LSB accuracy:

$V_{ERR} \leq V_{FS}/2^{N+1}$ (where V_{ERR} is the allowable error voltage and V_{FS} is the full scale voltage).

From Figure 7:

$S_R = \Delta V / \Delta T = 2 \pi f V_P$

Let $\Delta V = V_{ERR}$, $V_P = V_{IN}/2$ and $\Delta T = t_{AJ}$ (the time during which unwanted voltage change occurs)

The above conditions then yield:

$V_{FS}/2^{N+1} \leq \pi f V_{IN} t_{AJ}$ or $f_{MAX} \leq V_{FS} / (\pi V_{IN} t_{AJ}) 2^{N+1}$

For the SP 674A, $t_{AJ} = 20$ nsec; therefore,

$f_{MAX} \leq 2\text{kHz}$

For higher frequency signal inputs, an external sample and hold is recommended.




Figure 7. Aperture Uncertainty

TYPICAL INTERFACE CIRCUIT

The SP 674A is a complete A/D converter that is fully operational when powered up and issued a Start Convert Signal. Only a few external components are necessary as shown in Figures 8 and 9. The two typical interface circuits are for operating the SP 674A in either a unipolar or bipolar input mode. Further information is given in the following sections on these connections, but first a few considerations concerning board layout to achieve the best operation.

For each application of this device, strict attention must be given to power supply decoupling, board layout (to reduce pickup between analog and digital sections), and grounding. Digital timing, calibration and the analog signal source must be considered for correct operation.

To achieve specified accuracy, a double-sided printed circuit board with a copper ground plane on the component side is recommended. Keep analog signal traces away from digital lines. It is best to lay the PC board out such that there is an analog section and a digital section with a single point ground connection between the two through an RF bead. If this is not possible, run analog signals between ground traces and cross digital lines at right angles only.

POWER SUPPLIES

The supply voltages for the SP 674A must be kept as quiet as possible from noise pickup and also regulated from transients or drops. Because the part has 12-bit accuracy, voltage spikes on the supply lines can cause several LSB deviations on the output. Switching power supply noise can be a problem. Careful filtering and shielding should be employed to prevent the noise from being picked up by the converter.

Capacitor bypass pairs are needed from each supply pin to its respective ground to filter noise and counter the problems caused by the variations in supply current. A 10 μ F tantalum and a 0.1 μ F ceramic type in parallel between V_{LOGIC} (pin 1) and digital common (pin 15), and V_{CC} (pin 7) and analog common (pin 9) is sufficient. V_{EE} is generated internally so pin 11 may be grounded or connected to a negative supply if the SF 674A is being used to upgrade an already existing design.




Figure 8. Unipolar Input Connections




Figure 9. Bipolar Input Connections

GROUNDING CONSIDERATIONS

Any ground path from the analog and digital ground should be as low resistance as possible to accommodate the ground currents present with this device.

The analog ground current is approximately 6mADC while the digital ground is 3mADC. The analog and digital common pins should be tied together as close to the package as possible to guarantee best performance. The code dependent currents flow through the V_{LOGIC} and V_{CC} terminals and not through the analog and digital common pins.

The SP 674A may be operated by a μ P or in the stand-alone mode. The part has four standard input ranges: 0V to +10V, 0V to +20V, ± 5 V and ± 10 V. The maximum errors that are listed in the specifications for gain and offset may be adjusted externally to zero as explained in the next two sections.

CALIBRATION AND CONNECTION PROCEDURES

UNIPOLAR

The calibration procedure consists of adjusting the converter's most negative output to its ideal value for offset adjustment, and then adjusting the most positive output to its ideal value for gain adjustment.

Starting with offset adjustment and referring to Figure 8, the midpoint of the first LSB increment should be positioned at the origin to get an output code of all 0s. To do this, an input of $+\frac{1}{2}$ LSB or +1.22mV for the 10V range and +2.44mV for the 20V range should be applied to the SP 674A. Adjust the offset potentiometer R1 for code transition flickers between 0000 0000 0000 and 0000 0000 0001.

The gain adjustment should be done at positive full scale. The ideal input corresponding to the last code change is applied. This is $1\frac{1}{2}$ LSB below the nominal full scale which is +9.9963V for the 10V range and +19.9927V for the 20V range. Adjust the gain potentiometer R2 for flicker between codes 1111 1111 1110 and 1111 1111 1111. If calibration is not necessary for the intended application, replace R1 with a 50Ω , 1% metal film resistor and remove the network from pin 12. Connect pin 12 to pin 9. Connect the analog input to pin 13 for the 0V to 10V range or to pin 14 for the 0V to 20V range.

BIPOLAR

The gain and offset errors listed in the specifications may be adjusted to zero using the potentiometers R1 and R2 (See Figure 9). If adjustment is not needed, either or both pots may be replaced by a 50Ω , 1% metal film resistor.

To calibrate, connect the analog input signal to pin 13 for a ± 5 V range or to pin 14 for a ± 10 V range. First apply a DC input voltage $\frac{1}{2}$ LSB above negative full scale which is -4.9988V for the ± 5 V range or -9.9976V for the ± 10 V range. Adjust the offset potentiometer R1 for flicker between output codes 0000 0000 0000 and 0000 0000 0001. Next, apply a DC input voltage $1\frac{1}{2}$ LSB below positive full scale which is +4.9963V for the ± 5 V range or +9.9927V for the ± 10 V range. Adjust the gain potentiometer R2 for flicker between codes 1111 1111 1110 and 1111 1111 1111.

ALTERNATIVE

The 100Ω potentiometer R2 provides gain adjust for the 10V and 20V ranges. In some applications, a full scale of 10.24V (for and LSB of 2.5mV) or 20.48 (for an LSB of 5.0mV) is more convenient. For these, replace R2 by a 50Ω , 1% metal film resistor. Then to provide gain adjust for the 10.24 range, add a 200Ω potentiometer in series with pin 13. For the 20.48V range, add a 1000Ω potentiometer in series with pin 14.

CONTROLLING THE SP 674A

The SP 674A can be operated by most micro-processor systems due to the control input pins and on-chip logic. It may also be operated in the "stand-alone" mode and enabled by the R/C input pin. Full μ P control consists of selecting an 8- or 12-bit conversion cycle, initiating the conversion, and reading the output data when ready. The output read has the options of choosing either 12-bits at once or 8 followed by 4-bits in a left-justified format. All five control inputs are TTL/CMOS compatible and include 12/8, CS, A_0 , R/C and CE. The use of these inputs in controlling the converter's operations is shown in Table 1, and the internal control logic is shown in a simplified schematic in Figure 10.

STAND-ALONE OPERATION

The simplest interface is a control line connected to R/C. The other controls must be tied to known states as follows: CE and 12/8 are wired high, A_0 and CS are wired low. The output data arrives in words of 12-bits each. The limits on R/C duty cycle are shown in Figures 3 and 4. It may have duty cycle within and including the extremes shown in the specifications on the pages. In general, data may be read when R/C is high unless STS is also high, indicating a conversion is in progress.

CONVERSION LENGTH

A conversion start transition latches the state of A_0 as shown in Figure 10 and Table 1. The latched state determines if the conversion stops with 8-bits (A_0 high) or continues for 12-bits (A_0 low). If all 12-bits are read following an 8-bit conversion, the three LSB's will be a logic "0" and DB3 will be a logic "1". A_0 is latched because it is also involved in enabling the output buffers as will be explained later. No other control inputs are latched.




Figure 10. Interfacing the SP 674A to an 8-Bit Data Bus

CONVERSION START

A conversion may be initiated by a logic transition on any of the three inputs: CE, CS, R/C, as shown in Table 1. The last of the three to reach the correct state starts the conversion, so one, two or all three may be dynamically controlled. The nominal delay from each is the same and all three may change state simultaneously. In order to assure that a particular input controls the start of conversion, the other two should be setup at least 50ns earlier. Refer to the convert mode timing specifications. The Convert Start timing diagram is illustrated in Figure 1.

The output signal STS is the status flag and goes high only when a conversion is in progress. While STS is high, the output buffers remain in a high impedance state so that data can not be read. Also, when STS is high, an additional Start Convert will not reset the converter or reinitiate a conversion. Note, if A_0 changes state after a conversion begins, an additional Start Convert command will latch the new state of A_0 and possibly cause a wrong cycle length for that conversion (8 versus 12-bits).


READING THE OUTPUT DATA

The output data buffers remain in a high impedance state until the following four conditions are met: R/C is high, STS is low, CE is high and CS is low. The data lines become active in response to the four conditions and output data according to the conditions of 12/8 and A_0 . The timing diagram for this process is shown in Figure 2. When 12/8 is high, all 12 data outputs become active simultaneously and the A_0 input is ignored. This is for easy interface to a 12 or 16 bit data bus. The 12/8 input is usually tied high or low, although it is TTL/CMOS compatible.

CE	\overline{CS}	$\overline{R/C}$	12/8	A_0	OPERATION
0	X	X	X	X	None
X	1	X	X	X	None
↑	0	0	X	0	Initiate 12 Bit Conversion
↑	0	0	X	1	Initiate 8 Bit Conversion
1	↓	0	X	0	Initiate 12 Bit Conversion
1	↓	0	X	1	Initiate 8 Bit Conversion
1	0	↓	X	0	Initiate 12 Bit Conversion
1	0	↓	X	1	Initiate 8 Bit Conversion
1	0	1	1	X	Enable 12 Bit Output
1	0	1	0	0	Enable 8 MSB's Only
1	0	1	0	1	Enable 4 LSB's Plus 4 Trailing Zeroes

Table 1. Truth Table for the SP 674A Control Inputs

When 12/8 is low, the output is separated into two 8-bit bytes as shown below:



This configuration makes it easy to connect to an 8-bit data bus as shown in Figure 10. The A_0 control can be connected to the least significant bit of the data bus in order to store the output data into two consecutive memory locations. When A_0 is pulled low, the 8 MSB's are enabled only. When A_0 is high, the 4 MSB's are disabled, bits 4 through 7 are forced to a zero and the four LSB's are enabled. The two byte format is "left justified data" as shown above and can be considered to have a decimal point or binary to the left of byte 1.

A_0 may be toggled without damage to the converter at any time. Break-before-make action is guaranteed between the two data bytes. This assures that the outputs which are strapped together in Figure 10 will never be enabled at the same time.

In Figure 2, it can be seen that a read operation usually begins after the conversion is complete and STS is low. If earlier access is needed, the read can begin no later than the addition of times t_{DD} and t_{HS} before STS goes low.




Figure 11. SP 674A Control Logic




Figure 12. Burn-In Schematic


ORDERING INFORMATION

MODEL NUMBER	RESOLUTION NO MISSING CODES (T_{min} to T_{max})	LINEARITY ERROR	MAX FULL SCALE T.C. (ppm/°C)	TEMP. RANGE	MIL SCREENING
SP 674AJ	11 Bits	± 1 LSB	50.0	0°C to + 70°C	—
SP 674AK	12 Bits	± ½ LSB	27.0	0°C to + 70°C	—
SP 674AL	12 Bits	± ½ LSB	10.0	0°C to + 70°C	—
SP 674AA ¹	11 Bits	± 1 LSB	50.0	- 40°C to + 85°C	—
SP 674AB ¹	12 Bits	± ½ LSB	27.0	- 40°C to + 85°C	—
SP 674AC ¹	12 Bits	± ½ LSB	10.0	- 40°C to + 85°C	—
SP 674AS	11 Bits	± 1 LSB	50.0	- 55°C to + 125°C	—
SP 674AT	12 Bits	± ½ LSB	25.0	- 55°C to + 125°C	—
SP 674AU	12 Bits	± ½ LSB	12.5	- 55°C to + 125°C	—
SP 674AS/B	11 Bits	± 1 LSB	50.0	- 55°C to + 125°C	MIL-STD-883C
SP 674AT/B	12 Bits	± ½ LSB	25.0	- 55°C to + 125°C	MIL-STD-883C
SP 674AU/B	12 Bits	± ½ LSB	12.5	- 55°C to + 125°C	MIL-STD-883C

NOTE: 1 Electrical specifications for AA, AB, and AC grades are the same as AJ, AK, and AL models, respectively with the exception of extended operating range performance from - 40°C to + 85°C.

PACKAGE OUTLINE

28 Pin Leadless Chip Carrier



NOTE: To order Leadless Chip Carrier version add /LCC suffix to model number

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A		0.225		5.72	
b	0.014	0.026	0.36	0.66	7
b ₁	0.030	0.070	0.76	1.78	2, 7
c	0.008	0.018	0.20	0.46	7
D		1.490		37.85	4
E	0.500	0.610	12.70	15.49	4
E ₁	0.590	0.620	14.99	15.75	6
e	0.090	0.110	2.29	2.79	8
L	0.125	0.200	3.18	5.08	
L ₁	0.150		3.81		
Q	0.015		0.38		
S		0.100		2.54	5
S ₁	0.005		0.13		5
α	0°	15°	0°	15°	

