

SN54LVT16373, SN74LVT16373 3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS144 – MAY 1992 – REVISED NOVEMBER 1992

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Member of the Texas Instruments Widebus™ Family
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Packaged in Plastic 300-mil Shrink Small-Outline and Thin Shrink Small-Outline Packages and 380-mil Fine-Pitch Ceramic Flat Packages Using 25-mil Center-to-Center Spacings

description

The 'LVT16373 is a 16-bit transparent D-type latch with 3-state outputs designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The device can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable (\bar{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable (\bar{OE}) input does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

**SN54LVT16373 . . . WD PACKAGE
SN74LVT16373 . . . DGG OR DL PACKAGE
(TOP VIEW)**

1	48	1LE
1Q1	47	1D1
1Q2	46	1D2
GND	45	GND
1Q3	44	1D3
1Q4	43	1D4
V _{CC}	42	V _{CC}
1Q5	41	1D5
1Q6	40	1D6
GND	39	GND
1Q7	38	1D7
1Q8	37	1D8
2Q1	36	2D1
2Q2	35	2D2
GND	34	GND
2Q3	33	2D3
2Q4	32	2D4
V _{CC}	31	V _{CC}
2Q5	30	2D5
2Q6	29	2D6
GND	28	GND
2Q7	27	2D7
2Q8	26	2D8
2 \bar{OE}	25	2LE

PRODUCT PREVIEW

SN54LVT16373, SN74LVT16373

3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS144 – MAY 1992 – REVISED NOVEMBER 1992

description (continued)


The SN74LVT16373 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT16373 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVT16373 is characterized for operation from -40°C to 85°C .


FUNCTION TABLE
(each 8-bit section)

INPUTS			OUTPUT
\bar{OE}	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q_0
H	X	X	Z

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN54LVT16373, SN74LVT16373
3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES
WITH 3-STATE OUTPUTS

SCBS144 – MAY 1992 – REVISED NOVEMBER 1992

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	-0.5 V to 4.6 V		
Input voltage range, V _I (see Note 1)	-0.5 V to 7 V		
Voltage range applied to any output in the high state or power-off state, V _O (see Note 1)	-0.5 V to 7 V		
Current into any output in the low state, I _O : SN54LVT16373	96 mA		
SN74LVT16373		128 mA	
Current into any output in the high state, I _O (see Note 2): SN54LVT16373	48 mA		
SN74LVT16373		64 mA	
Input clamp current, I _{IK} (V _I < 0)		-50 mA	
Output clamp current, I _{OK} (V _O < 0)		-50 mA	
Maximum power dissipation at T _A = 55°C (in still air): DGG package	0.8 W		
DL package		0.85 W	
Storage temperature range		-65°C to 150°C	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This current will only flow when the output is in the high state and V_O > V_{CC}.

recommended operating conditions

		SN54LVT16373		SN74LVT16373		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
V _I	Input voltage		5.5		5.5	V
I _{OH}	High-level output current		-24		-32	mA
I _{OL}	Low-level output current		24		32	mA
I _{OL} [‡]	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

[‡] Current duty cycle ≤ 50%, f ≥ 1 kHz



SN54LVT16373, SN74LVT16373
3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES
WITH 3-STATE OUTPUTS

SCBS144 – MAY 1992 – REVISED NOVEMBER 1992

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PRODUCT PREVIEW

PARAMETER	TEST CONDITIONS		SN54LVT16373		SN74LVT16373		UNIT
			MIN	MAX	MIN	MAX	
V_{IK}	$V_{CC} = 2.7 \text{ V}$, $I_I = -18 \text{ mA}$			-1.2		-1.2	V
V_{OH}	$V_{CC} = \text{MIN to MAX}^{\ddagger}$, $I_{OH} = -100 \mu\text{A}$		$V_{CC} - 0.2$		$V_{CC} - 0.2$		V
	$V_{CC} = 2.7 \text{ V}$, $I_{OH} = -8 \text{ mA}$		2.4		2.4		
	$V_{CC} = 3 \text{ V}$, $I_{OH} = -24 \text{ mA}$		2			2	
V_{OL}	$V_{CC} = 2.7 \text{ V}$, $I_{OL} = 100 \mu\text{A}$			0.2		0.2	V
	$V_{CC} = 2.7 \text{ V}$, $I_{OL} = 24 \text{ mA}$			0.5		0.5	
	$V_{CC} = 3 \text{ V}$, $I_{OL} = 16 \text{ mA}$			0.4		0.4	
	$V_{CC} = 3 \text{ V}$, $I_{OL} = 32 \text{ mA}$			0.5		0.5	
	$V_{CC} = 3 \text{ V}$, $I_{OL} = 48 \text{ mA}$			0.55			
	$V_{CC} = 3 \text{ V}$, $I_{OL} = 64 \text{ mA}$					0.55	
I_I	$V_{CC} = 0 \text{ or MAX}^{\ddagger}$, $V_I = 5.5 \text{ V}$			10		10	μA
	$V_{CC} = 3.6 \text{ V}$, $V_I = V_{CC} \text{ or GND}$	Control pins		± 1		± 1	
	$V_{CC} = 3.6 \text{ V}$, $V_I = V_{CC}$	Data pins		1		1	
	$V_{CC} = 3.6 \text{ V}$, $V_I = 0$			-5		-5	
I_{off}	$V_{CC} = 0$, $V_I \text{ or } V_O = 0 \text{ to } 4.5 \text{ V}$					± 100	μA
$I_I(\text{hold})$	$V_{CC} = 3 \text{ V}$	Data inputs		75		75	μA
	$V_I = 0.8 \text{ V}$			-75		-75	
I_{OZH}	$V_{CC} = 3.6 \text{ V}$, $V_O = 3 \text{ V}$				5	5	μA
I_{OZL}	$V_{CC} = 3.6 \text{ V}$, $V_O = 0.5 \text{ V}$				-5	-5	μA
I_{CC}	$V_{CC} = 3.6 \text{ V}$, $I_O = 0$, $V_I = V_{CC} \text{ or GND}$	Outputs high		0.1		0.1	mA
		Outputs low		5		5	
		Outputs disabled		0.1		0.1	
$\Delta I_{CC}^{\$}$	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$, One input at $V_{CC} - 0.6 \text{ V}$, Other inputs at V_{CC} or GND			0.2		0.2	mA
C_i	$V_I = 3 \text{ V or } 0$						pF
C_o	$V_O = 3 \text{ V or } 0$						pF

[†]All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^\circ\text{C}$.

[‡]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

^{\$}This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.