- **State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation**
- **Member of the Texas Instruments *Widebus*™ Family**
- **Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})**
- **Supports Unregulated Battery Operation Down to 2.7 V**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17**
- **Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors**
- **Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise**
- **Flow-Through Architecture Optimizes PCB Layout**
- **Packaged in Plastic 300-mil Shrink Small-Outline and Thin Shrink Small-Outline Packages and 380-mil Fine-Pitch Ceramic Flat Packages Using 25-mil Center-to-Center Spacings**

```
SN54LVT16373 . . . WD PACKAGE
SN74LVT16373 . . . DGG OR DL PACKAGE
              (TOP VIEW)

        1OE  [ 1      48 ]  1LE
        1Q1  [ 2      47 ]  1D1
        1Q2  [ 3      46 ]  1D2
        GND  [ 4      45 ]  GND
        1Q3  [ 5      44 ]  1D3
        1Q4  [ 6      43 ]  1D4
        VCC  [ 7      42 ]  VCC
        1Q5  [ 8      41 ]  1D5
        1Q6  [ 9      40 ]  1D6
        GND  [ 10     39 ]  GND
        1Q7  [ 11     38 ]  1D7
        1Q8  [ 12     37 ]  1D8
        2Q1  [ 13     36 ]  2D1
        2Q2  [ 14     35 ]  2D2
        GND  [ 15     34 ]  GND
        2Q3  [ 16     33 ]  2D3
        2Q4  [ 17     32 ]  2D4
        VCC  [ 18     31 ]  VCC
        2Q5  [ 19     30 ]  2D5
        2Q6  [ 20     29 ]  2D6
        GND  [ 21     28 ]  GND
        2Q7  [ 22     27 ]  2D7
        2Q8  [ 23     26 ]  2D8
        2OE  [ 24     25 ]  2LE
```

description

The 'LVT16373 is a 16-bit transparent D-type latch with 3-state outputs designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The device can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable ($\overline{OE}$) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable ($\overline{OE}$) input does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW

TEXAS INSTRUMENTS

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

description (continued)

The SN74LVT16373 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT16373 is characterized for operation over the full military temperature range of −55°C to 125°C. The SN74LVT16373 is characterized for operation from −40°C to 85°C.

**FUNCTION TABLE**
(each 8-bit section)

INPUTS			OUTPUT
$\overline{OE}$	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q_0
H	X	X	Z

logic symbol[†]

logic diagram (positive logic)

To Seven Other Channels

To Seven Other Channels

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	−0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	−0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	−0.5 V to 7 V
Current into any output in the low state, I_O: SN54LVT16373	96 mA
SN74LVT16373	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVT16373	48 mA
SN74LVT16373	64 mA
Input clamp current, I_{IK} (V_I < 0)	−50 mA
Output clamp current, I_{OK} (V_O < 0)	−50 mA
Maximum power dissipation at T_A = 55°C (in still air): DGG package	0.8 W
DL package	0.85 W
Storage temperature range	−65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1.   The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2.   This current will only flow when the output is in the high state and V_O > V_{CC}.

recommended operating conditions

			SN54LVT16373		SN74LVT16373		UNIT
			MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage		2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage		2		2		V
V_{IL}	Low-level input voltage			0.8		0.8	V
V_I	Input voltage			5.5		5.5	V
I_{OH}	High-level output current			−24		−32	mA
I_{OL}	Low-level output current			24		32	mA
I_{OL}‡	Low-level output current			48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
T_A	Operating free-air temperature		−55	125	−40	85	°C

‡ Current duty cycle ≤ 50%, f ≥ 1 kHz

PRODUCT PREVIEW

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			SN54LVT16373 MIN	SN54LVT16373 MAX	SN74LVT16373 MIN	SN74LVT16373 MAX	UNIT
V_{IK}	$V_{CC} = 2.7$ V,	$I_I = -18$ mA			-1.2		-1.2	V
V_{OH}	$V_{CC} =$ MIN to MAX‡,	$I_{OH} = -100$ µA		$V_{CC}-0.2$		$V_{CC}-0.2$		V
	$V_{CC} = 2.7$ V,	$I_{OH} = -8$ mA		2.4		2.4		
	$V_{CC} = 3$ V,	$I_{OH} = -24$ mA		2				
	$V_{CC} = 3$ V,	$I_{OH} = -32$ mA				2		
V_{OL}	$V_{CC} = 2.7$ V,	$I_{OL} = 100$ µA			0.2		0.2	V
	$V_{CC} = 2.7$ V,	$I_{OL} = 24$ mA			0.5		0.5	
	$V_{CC} = 3$ V,	$I_{OL} = 16$ mA			0.4		0.4	
	$V_{CC} = 3$ V,	$I_{OL} = 32$ mA			0.5		0.5	
	$V_{CC} = 3$ V,	$I_{OL} = 48$ mA			0.55			
	$V_{CC} = 3$ V,	$I_{OL} = 64$ mA					0.55	
I_I	$V_{CC} = 0$ or MAX‡,	$V_I = 5.5$ V			10		10	µA
	$V_{CC} = 3.6$ V,	$V_I = V_{CC}$ or GND	Control pins		±1		±1	
	$V_{CC} = 3.6$ V,	$V_I = V_{CC}$	Data pins		1		1	
	$V_{CC} = 3.6$ V,	$V_I = 0$			-5		-5	
I_{off}	$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V					±100	µA
$I_{I(hold)}$	$V_{CC} = 3$ V	$V_I = 0.8$ V	Data inputs	75		75		µA
		$V_I = 2$ V		-75		-75		
I_{OZH}	$V_{CC} = 3.6$ V,	$V_O = 3$ V			5		5	µA
I_{OZL}	$V_{CC} = 3.6$ V,	$V_O = 0.5$ V			-5		-5	µA
I_{CC}	$V_{CC} = 3.6$ V, $V_I = V_{CC}$ or GND	$I_O = 0$,	Outputs high		0.1		0.1	mA
			Outputs low		5		5	
			Outputs disabled		0.1		0.1	
ΔI_{CC}§	$V_{CC} = 3$ V to 3.6 V, Other inputs at V_{CC} or GND	One input at $V_{CC} - 0.6$ V,			0.2		0.2	mA
C_i	$V_I = 3$ V or 0							pF
C_o	$V_O = 3$ V or 0							pF

† All typical values are at $V_{CC} = 3.3$ V, $T_A = 25°C$.
‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW