



3.3V CMOS 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS AND BUS-HOLD

IDT74ALVCH16270

FEATURES:

- 0.5 MICRON CMOS Technology
- Typical $t_{sk(0)}$ (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- 0.635mm pitch SSOP, 0.50mm pitch TSSOP, and 0.40mm pitch TVSOP packages
- Extended commercial range of -40°C to +85°C
- $V_{cc} = 3.3V \pm 0.3V$, Normal Range
- $V_{cc} = 2.7V$ to $3.6V$, Extended Range
- $V_{cc} = 2.5V \pm 0.2V$
- CMOS power levels (0.4μW typ. static)
- Rail-to-Rail output swing for increased noise margin

Drive Features for ALVCH16270:

- High Output Drivers: $\pm 24mA$
- Suitable for heavy loads

APPLICATIONS:

- 3.3V High Speed Systems
- 3.3V and lower voltage computing systems

DESCRIPTION:

This registered bus exchanger is built using advanced dual metal


CMOS technology. The ALVCH16270 is used in applications in which data must be transferred from a narrow high-speed bus to a wide lower-frequency bus.

This device provides synchronous data exchange between the two ports. Data is stored in the internal registers on the low-to-high transition of the clock (CLK) input when the appropriate clock-enable (\overline{CLKEN}) inputs are low. The select (SEL) line selects 1B or 2B data for the A outputs. For data transfer in the A-to-B direction, a two-stage pipeline is provided in the A-to-1B path, with a single storage register in the A-to-2B path. Proper control of the \overline{CLKENA} input allows two sequential 12-bit words to be presented synchronously as a 24-bit word on the B-port. Data flow is controlled by the active-low output enables (\overline{OEA} and \overline{OEB}). The control terminals are registered to synchronize the bus-direction changes with CLK.


The ALVCH16270 has been designed with a $\pm 24mA$ output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

The ALVCH16270 has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



SSOP/
TSSOP/TVSOP
TOP VIEW

FUNCTION TABLES⁽¹⁾

OUTPUT ENABLE

Inputs			Outputs	
CLK	\overline{OEA}	\overline{OEB}	Ax	1Bx, 2Bx
↑	H	H	Z	Z
↑	H	L	Z	Active
↑	L	H	Active	Z
↑	L	L	Active	Active

A-TO-B STORAGE ($\overline{OEB} = L$ AND $\overline{OEA} = H$)

Inputs			Outputs		
CLKENA1	CLKENA2	CLK	Ax	1Bx	2Bx
L	H	↑	L	1B ₀ ⁽²⁾	2B ₀ ⁽²⁾
L	H	↑	H	1B ₀ ⁽²⁾	2B ₀ ⁽²⁾
L	L	↑	L	L ⁽³⁾	L
L	L	↑	H	H ⁽³⁾	H
H	L	↑	L	1B ₀ ⁽⁴⁾	L
H	L	↑	H	1B ₀ ⁽⁴⁾	H
H	H	X or ↑	X	1B ₀ ⁽²⁾	2B ₀ ⁽²⁾

B-TO-A STORAGE ($\overline{OEA} = L$ AND $\overline{OEB} = H$)

Inputs						Outputs
CLKEN1B	CLKEN2B	CLK	SEL	1Bx	2Bx	Ax
H	X	X	H	X	X	A ₀ ⁽²⁾
X	H	X	L	X	X	A ₀ ⁽²⁾
L	X	↑	H	L	X	L
L	X	↑	H	H	X	H
X	L	↑	L	X	L	L
X	L	↑	L	X	H	H

NOTES:

- H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High-Impedance
– = LOW-to-HIGH Transition
- Output level before the indicated steady-state input conditions were established.
- Two CLK edges are needed to propagate data.
- Data present at the output of the first register.

PIN DESCRIPTION

Pin Names	I/O	Description
AX(1:12)	I/O	Bidirectional Data Port A. Usually connected to the CPU's Address/Data bus. ⁽¹⁾
1BX(1:12)	I/O	Bidirectional Data Port 1B. Usually connected to the even path or even bank of memory. ⁽¹⁾
2BX(1:12)	I/O	Bidirectional Data Port 2B. Usually connected to the odd path or odd bank of memory. ⁽¹⁾
CLK	I	Clock Input
$\overline{\text{CLKENA1}}$	I	Clock Enable Input for the A-1B Register. If $\overline{\text{CLKENA1}}$ is LOW during the rising edge of CLK, data will be clocked into register A-1B (Active LOW).
$\overline{\text{CLKENA2}}$	I	Clock Enable Input for the A-2B Register. If $\overline{\text{CLKENA2}}$ is LOW during the rising edge of CLK, data will be clocked into register A-2B (Active LOW).
$\overline{\text{CLKEN1B}}$	I	Clock Enable Input for the 1B-A Register. If $\overline{\text{CLKEN1B}}$ is LOW during the rising edge of CLK, data will be clocked into register 1B-A (Active LOW).
$\overline{\text{CLKEN2B}}$	I	Clock Enable Input for the 2B-A Register. If $\overline{\text{CLKEN2B}}$ is LOW during the rising edge of CLK, data will be clocked into register 2B-A (Active LOW).
$\overline{\text{SEL}}$	I	1B or 2B Port Selection. When HIGH during the rising edge of CLK, $\overline{\text{SEL}}$ enables data transfer from 1B Port to A Port. When LOW during the rising edge of CLK, $\overline{\text{SEL}}$ enables data transfer from 2B Port to A Port.
$\overline{\text{OEA}}$	I	Synchronous Output Enable for A Port (Active LOW)
$\overline{\text{OEB}}$	I	Synchronous Output Enable for B Port (Active LOW)

NOTE:

1. These pins have "Bus-Hold." All other pins are standard inputs, outputs, or I/Os.

ABSOLUTE MAXIMUM RATING (1)

Symbol	Description	Max.	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	- 0.5 to + 4.6	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	- 0.5 to VCC + 0.5	V
TSTG	Storage Temperature	- 65 to + 150	°C
IOUT	DC Output Current	- 50 to + 50	mA
I _{IK}	Continuous Clamp Current, V _I < 0 or V _I > VCC	± 50	mA
I _{OK}	Continuous Clamp Current, V _O < 0	- 50	mA
I _{CC}	Continuous Current through each VCC or GND	±100	mA

NEW16link

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. VCC terminals.
3. All terminals except VCC.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	5	7	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	7	9	pF
C _{I/O}	I/O Port Capacitance	V _{IN} = 0V	7	9	pF

NEW16link

NOTE:

1. As applicable to the device type.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = -40° C to +85° C

Symbol	Parameter	Test Conditions		Min.	Typ. ⁽¹⁾	Max.	Unit
VIH	Input HIGH Voltage Level	VCC = 2.3V to 2.7V		1.7	—	—	V
		VCC = 2.7V to 3.6V		2	—	—	
VIL	Input LOW Voltage Level	VCC = 2.3V to 2.7V		—	—	0.7	V
		VCC = 2.7V to 3.6V		—	—	0.8	
I _{IH}	Input HIGH Current	VCC = 3.6V	V _I = VCC	—	—	± 5	μA
I _{IL}	Input LOW Current	VCC = 3.6V	V _I = GND	—	—	± 5	
I _{OZH}	High Impedance Output Current (3-State Output pins)	VCC = 3.6V	V _O = VCC	—	—	± 10	μA
I _{OZL}			V _O = GND	—	—	± 10	μA
V _{IK}	Clamp Diode Voltage	VCC = 2.3V, I _{IN} = -18mA		—	-0.7	-1.2	V
V _H	Input Hysteresis	VCC = 3.3V		—	100	—	mV
I _{CC1}	Quiescent Power Supply Current	VCC = 3.6V		—	0.1	40	μA
I _{CC2}		V _{IN} = GND or VCC		—	—	—	
I _{CC3}				—	—	—	
ΔI _{CC}	Quiescent Power Supply Current Variation	One input at VCC - 0.6V, other inputs at VCC or GND		—	—	750	μA

NEW16link

NOTE:

1. Typical values are at VCC = 3.3V, +25° C ambient.

BUS-HOLD CHARACTERISTICS

Symbol	Parameter ⁽¹⁾	Test Conditions		Min.	Typ. ⁽²⁾	Max.	Unit
I _{BHH}	Bus-Hold Input Sustain Current	VCC = 3.0V	V _I = 2.0V	-75	—	—	μA
			V _I = 0.8V	75	—	—	
I _{BHL}	Bus-Hold Input Sustain Current	VCC = 2.3V	V _I = 1.7V	-45	—	—	μA
			V _I = 0.7V	45	—	—	
I _{BHNO}	Bus-Hold Input Overdrive Current	VCC = 3.6V	V _I = 0 to 3.6V	—	—	± 500	μA
I _{BHLO}				—	—	—	

NEW16link

NOTES:

1. Pins with Bus-hold are identified in the pin description.
2. Typical values are at VCC = 3.3V, +25° C ambient.

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} = 2.3V to 3.6V	I _{OH} = - 0.1mA	V _{CC} - 0.2	—	V
		V _{CC} = 2.3V	I _{OH} = - 6mA	2	—	
		V _{CC} = 2.3V	I _{OH} = - 12mA	1.7	—	
		V _{CC} = 2.7V		2.2	—	
		V _{CC} = 3.0V		2.4	—	
		V _{CC} = 3.0V	I _{OH} = - 24mA	2	—	
V _{OL}	Output LOW Voltage	V _{CC} = 2.3V to 3.6V	I _{OL} = 0.1mA	—	0.2	V
		V _{CC} = 2.3V	I _{OL} = 6mA	—	0.4	
			I _{OL} = 12mA	—	0.7	
		V _{CC} = 2.7V	I _{OL} = 12mA	—	0.4	
		V _{CC} = 3.0V	I _{OL} = 24mA	—	0.55	

NEW16link

NOTE:

- V_{IH} and V_{IL} must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate V_{CC} range. T_A = - 40°C to + 85°C.

OPERATING CHARACTERISTICS, T_A = 25°C

Symbol	Parameter	Test Conditions	V _{CC} = 2.5V ± 0.2V	V _{CC} = 3.3V ± 0.3V	Unit
			Typical	Typical	
CPD	Power Dissipation Capacitance Outputs enabled	C _L = 0pF, f = 10Mhz	87	120	pF
CPD	Power Dissipation Capacitance Outputs disabled		80.5	118	pF

SWITCHING CHARACTERISTICS (1)

Symbol	Parameter	Vcc = 2.5V ± 0.2V		Vcc = 2.7V		Vcc = 3.3V ± 0.3V		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
fMAX		150	—	150	—	150	—	Mhz
tPLH tPHL	Propagation Delay CLK to xBx	1.5	5.9		5.8	1.1	5.1	ns
tPLH tPHL	Propagation Delay CLK to Ax	1.2	5.4		5.4	1	4.7	ns
tPLH tPHL	Propagation Delay SEL to Ax	1.4	6.2		6.4	1	5.5	ns
tPZH tPZL	Output Enable Time CLK to xBx	1.5	7		6.8	1	6	ns
tPZH tPZL	Output Enable Time CLK to Ax	1.5	7		6.8	1	6	ns
tPHZ tPLZ	Output Disable Time CLK to xBx	1.9	7.2		6.5	1.1	5.8	ns
tPHZ tPLZ	Output Disable Time CLK to Ax	1.9	7.2		6.5	1.1	5.8	ns
tsu	Set-Up Time, Ax data before CLK↑	4.1		3.8		3.1		ns
tsu	Set-Up Time, Bx data before CLK↑	0.9		1.2		0.9		ns
tsu	Set-Up Time, $\overline{\text{CLKENA1}}$ or $\overline{\text{CLKENA2}}$ before CLK↑	3.5		3.2		2.7		ns
tsu	Set-Up Time, $\overline{\text{CLKEN1B}}$ or $\overline{\text{CLKEN2B}}$ before CLK↑	3.4		3		2.6		ns
tsu	Set-Up Time, $\overline{\text{OEB}}$ or $\overline{\text{OEA}}$ before CLK↑	4.4		3.9		3.2		ns
tH	Hold Time, Ax data after CLK↑	0		0		0.2		ns
tH	Hold Time, Bx data after CLK↑	1.4		1		1.7		ns
tH	Hold Time, $\overline{\text{CLKENA1}}$ or $\overline{\text{CLKENA2}}$ after CLK↑	0		0.1		0.3		ns
tH	Hold Time, $\overline{\text{CLKEN1B}}$ or $\overline{\text{CLKEN2B}}$ after CLK↑	0		0		0.6		ns
tH	Hold Time, $\overline{\text{OEB}}$ or $\overline{\text{OEA}}$ after CLK↑	0		0		0.1		ns
tw	Pulse Width, CLK HIGH or LOW	3.3		3.3		3.3		ns
tsk(o)	Output Skew ⁽²⁾	—	—	—	—	—	500	ps

NOTES:

1. See test circuits and waveforms. TA = - 40°C to + 85°C.
2. Skew between any two outputs of the same package and switching in the same direction.


TEST CIRCUITS AND WAVEFORMS:

TEST CONDITIONS

Symbol	Vcc(1)= 3.3V±0.3V	Vcc(1)= 2.7V	Vcc(2)= 2.5V±0.2V	Unit
V _{LOAD}	6	6	2 x V _{CC}	V
V _{IH}	2.7	2.7	V _{CC}	V
V _T	1.5	1.5	V _{CC} / 2	V
V _{LZ}	300	300	150	mV
V _{HZ}	300	300	150	mV
C _L	50	50	30	pF

NEW16link

TEST CIRCUITS FOR ALL OUTPUTS



ALVC Link

DEFINITIONS:

C_L = Load capacitance: includes jig and probe capacitance.

R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.

NOTES:


1. Pulse Generator for All Pulses: Rate ≤ 10MHz; t_F ≤ 2.5ns; t_R ≤ 2.5ns.
2. Pulse Generator for All Pulses: Rate ≤ 10MHz; t_F ≤ 2ns; t_R ≤ 2ns.

SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	V _{LOAD}
Disable High Enable High	GND
All Other tests	Open

NEW16link

OUTPUT SKEW - t_{SK} (x)




$$t_{SK}(x) = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$

ALVC Link

NOTES:


1. For t_{SK}(o) OUTPUT1 and OUTPUT2 are any two outputs.
2. For t_{SK}(b) OUTPUT1 and OUTPUT2 are in the same bank.

PROPAGATION DELAY



ALVC Link

ENABLE AND DISABLE TIMES




ALVC Link

NOTE:


1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

SET-UP, HOLD, AND RELEASE TIMES




ALVC Link

PULSE WIDTH



ALVC Link

ORDERING INFORMATION



CORPORATE HEADQUARTERS
 2975 Stender Way
 Santa Clara, CA 95054

for SALES:
 800-345-7015 or 408-727-6116
 fax: 408-492-8674
 www.idt.com*

**To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2. The IDT logo is a registered trademark of Integrated Device Technology, Inc.*