




# Octal D-Type Positive Edge-Triggered Flip-Flop With 3-State Outputs

ELECTRICALLY TESTED PER:  
MIL-M-38510/34105

The 54F374 is a high-speed, low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A buffered Clock (CP) and Output Enable ( $\overline{OE}$ ) are common to all flip-flops.

- Edge-Triggered D-Type Inputs
- Buffered Positive Edge-Triggered Clock
- 3-State Outputs for Bus Oriented Applications

LOGIC DIAGRAM



**Military 54F374**



AVAILABLE AS:

- 1) JAN: JM38510/34105BXA
- 2) SMD: N/A
- 3) 883: 54F374/BXAJC

X = CASE OUTLINE AS FOLLOWS:  
PACKAGE: CERDIP: R  
CERFLAT: S  
LCC: 2

THE LETTER "M" APPEARS  
BEFORE THE / ON LCC.

PIN ASSIGNMENTS

FUNCT.	DIL 732-03	FLATS 737-02	LCC 756A-02	BURN-IN (COND. A)
$\overline{OE}$	1	1	1	VCC
Q <sub>0</sub>	2	2	2	OPEN
D <sub>0</sub>	3	3	3	VCC
D <sub>1</sub>	4	4	4	VCC
Q <sub>1</sub>	5	5	5	OPEN
Q <sub>2</sub>	6	6	6	OPEN
D <sub>2</sub>	7	7	7	VCC
D <sub>3</sub>	8	8	8	VCC
Q <sub>3</sub>	9	9	9	OPEN
GND	10	10	10	GND
CP	11	11	11	VCC
Q <sub>4</sub>	12	12	12	OPEN
D <sub>4</sub>	13	13	13	VCC
D <sub>5</sub>	14	14	14	VCC
Q <sub>5</sub>	15	15	15	OPEN
Q <sub>6</sub>	16	16	16	OPEN
D <sub>6</sub>	17	17	17	VCC
D <sub>7</sub>	18	18	18	VCC
Q <sub>7</sub>	19	19	19	OPEN
VCC	20	20	20	VCC

BURN-IN CONDITIONS:  
VCC = 5.0 V MIN/6.0 V MAX


**FUNCTIONAL DESCRIPTION**

The 'F374 contains eight edge-triggered flip-flops with individual D-type inputs and 3-state true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the


LOW-to-HIGH Clock (CP) transition. With the Output Enable ( $\overline{OE}$ ) LOW, the contents of the eight flip-flops are available at the outputs. When  $\overline{OE}$  is HIGH, the outputs go to the high impedance state. Operation of the  $\overline{OE}$  input does not affect the state of the flip-flops.

TRUTH TABLE			
Inputs		Outputs	
D <sub>n</sub>	CP	OE	Q <sub>n</sub>
H		L	H
L		L	L
X	X	H	Z


H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Immaterial  
 Z = HIGH Impedance



**AC TEST CIRCUIT**




Test Type	S1
t <sub>PLH</sub>	open
t <sub>PHL</sub>	open
t <sub>PHZ</sub>	open
t <sub>PZH</sub>	open
t <sub>PLZ</sub>	closed
t <sub>PZL</sub>	closed




REFERENCE NOTES ON PAGE 4-170

54F374

WAVEFORMS



4



## 54F374

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
		+ 25°C		+ 125°C		- 55°C			
		Subgroup 1		Subgroup 2		Subgroup 3			
		Min	Max	Min	Max	Min	Max		
V <sub>OH</sub>	Logical "1" Output Voltage	2.5		2.5		2.5		V	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -1.0 mA, $\overline{OE}$ = 0.8 V, CP = (See Note 6), V <sub>IH</sub> = 2.0 V.
V <sub>OL</sub>	Logical "0" Output Voltage		0.5		0.5		0.5	V	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 20 mA, V <sub>IL</sub> = 0.8 V, (all inputs), CP = (See Note 6).
V <sub>IC</sub>	Input Clamping Voltage		-1.2					V	V <sub>CC</sub> = 4.5 V, I <sub>IN</sub> = -18 mA, other inputs are open.
I <sub>IH</sub>	Logical "1" Input Current		20		20		20	μA	V <sub>CC</sub> = 5.5 V, V <sub>IH</sub> = 2.7 V, other inputs are open.
I <sub>IHH</sub>	Logical "1" Input Current		100		100		100	μA	V <sub>CC</sub> = 5.5 V, V <sub>IHH</sub> = 7.0 V, other inputs are open.
I <sub>OD</sub>	Diode Current	35		35		35		mA	V <sub>CC</sub> = 4.5 V, V <sub>IN</sub> = 5.5 V (all inputs), CP = (See Note 6), V <sub>OUT</sub> = 2.5 V.
I <sub>IL</sub>	Logical "0" Input Current	-0.03	-0.6	-0.03	-0.6	-0.03	-0.6	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0.5 V, other inputs are open.
I <sub>OS</sub>	Output Short Circuit Current	-60	-150	-60	-150	-60	-150	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 4.5 V (other inputs open), V <sub>OUT</sub> = 0.0 V, CP = (See Note 6).
I <sub>IOZH</sub>	Output Off Current High		50		50		50	μA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0 V (other inputs open), V <sub>OUT</sub> = 2.7 V, $\overline{OE}$ = 2.0 V.
I <sub>IOZL</sub>	Output Off Current Low		-50		-50		-50	μA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 4.5 V (other inputs open), V <sub>OUT</sub> = 0.5 V, $\overline{OE}$ = 2.0 V.
I <sub>CCZ</sub>	Power Supply Current Off		86		86		86	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 4.5 V (all inputs).
V <sub>IH</sub>	Logical "1" Input Voltage	2.0		2.0		2.0		V	V <sub>CC</sub> = 4.5 V.
V <sub>IL</sub>	Logical "0" Input Voltage		0.8		0.8		0.8	V	V <sub>CC</sub> = 4.5 V.
	Functional Tests	Subgroup 7		Subgroup 8A		Subgroup 8B			per Truth Table with V <sub>CC</sub> = 4.5 V, (Repeat at) V <sub>CC</sub> = 5.5 V, V <sub>INL</sub> = 0.5 V, and V <sub>INH</sub> = 2.5 V.

## 54F374

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
		+ 25°C		+ 125°C		- 55°C			
		Subgroup 9		Subgroup 10		Subgroup 11			
		Min	Max	Min	Max	Min	Max		
t <sub>PHL1</sub>	Propagation Delay /Data-Output CP to Q <sub>n</sub>	3.0	8.5	3.0	11	3.0	11	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>1</sub> = R <sub>2</sub> = 499 Ω.
t <sub>PLH1</sub>	Propagation Delay /Data-Output CP to Q <sub>n</sub>	3.0	8.5	3.0	10.5	3.0	10.5	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>1</sub> = R <sub>2</sub> = 499 Ω.
t <sub>PLZ1</sub>	Propagation Delay /Data-Output Output Low-High	1.5	6.5	1.5	7.5	1.5	7.5	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>1</sub> = R <sub>2</sub> = 499 Ω.
t <sub>PHZ1</sub>	Propagation Delay /Data-Output Output High-Low	1.5	7.5	1.5	8.0	1.5	8.0	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>1</sub> = R <sub>2</sub> = 499 Ω.
t <sub>PZL1</sub>	Propagation Delay /Data-Output Output Low-High	2.0	7.5	2.0	10	2.0	10	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>1</sub> = R <sub>2</sub> = 499 Ω.
t <sub>PZH1</sub>	Propagation Delay /Data-Output Output High-Low	2.0	11.5	2.0	14	2.0	14	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>1</sub> = R <sub>2</sub> = 499 Ω.
f <sub>MAX</sub>	Maximum Clock Frequency	80		60		60		MHz	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, (See Note 8).
t <sub>s(H)</sub>	Setup Time, HIGH D <sub>n</sub> to CP	2.5		2.5		2.5		ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, (See Note 7).
t <sub>s(L)</sub>	Setup Time, LOW D <sub>n</sub> to CP	2.0		2.0		2.0		ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, (See Note 7).
t <sub>h(H)</sub>	Hold Time, HIGH D <sub>n</sub> to CP	2.0		2.0		2.0		ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, (See Note 7).
t <sub>h(L)</sub>	Hold Time, LOW D <sub>n</sub> to CP	2.5		2.5		2.5		ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, (See Note 7).

## NOTES:

1. V<sub>IN</sub> = Input pulse has the following characteristics: t<sub>r</sub> = t<sub>f</sub> ≤ 2.5 ns, PRR ≤ 1.0 MHz.
2. Terminal conditions (pins not designated may be high ≥ 2.0 V, low ≤ 0.8 V, or open).
3. C<sub>L</sub> = 50 pF ± 10% including scope probe, wiring and stray capacitance, without package in test fixture.
4. Voltage measurements are to be made with respect to network ground terminal.
5. R<sub>1</sub> = R<sub>2</sub> = 499 Ω ± 5.0%.
6. Apply all voltages, then apply 3.0 V, 0V, 3.0 V to CP, then make measurement.
7. This is for information only, no test required.
8. f<sub>MAX</sub>, minimum limit specified is the frequency of the input pulse. The output frequency shall be 1/2 the input frequency.