

**TYPES SN54ALS174, SN54ALS175, SN54AS174, SN54AS175  
SN74ALS174, SN74ALS175, SN74AS174, SN74AS175  
HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR**

D2661, APRIL 1982 - REVISION DECEMBER 1983

- 'ALS174 and 'AS174 Contain Six Flip-Flops with Single-Rail Outputs
- 'ALS175 and 'AS175 Contain Four Flip-Flops with Double-Rail Outputs
- Buffered Clock and Direct Clear Inputs
- Applications Include:  
    Buffer/Storage Registers  
    Shift Registers  
    Pattern Generators
- Fully Buffered Outputs for Maximum Isolation from External Disturbance ('AS only)
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

**description**

These monolithic, positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct clear input and the 'ALS175 and 'AS175 feature complementary outputs from each flip-flop.

Information at the D inputs meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.


These circuits are fully compatible for use with most TTL circuits.

The SN54ALS174, SN54ALS175, SN54AS174, and SN54AS175 are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74ALS174, SN74ALS175, SN74AS174, and SN74AS175 are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

SN54ALS174, SN54AS174 . . . J PACKAGE

SN74ALS174, SN74AS174 . . . N PACKAGE


(TOP VIEW)



SN54ALS174, SN54AS174 . . . FH PACKAGE

SN74ALS174, SN74AS174 . . . FN PACKAGE

(TOP VIEW)




2

SN54ALS175, SN54AS175 . . . J PACKAGE

SN74ALS175, SN74AS175 . . . N PACKAGE


(TOP VIEW)



SN54ALS175, SN54AS175 . . . FH PACKAGE

SN74ALS175, SN74AS175 . . . FN PACKAGE

(TOP VIEW)





ALS AND AS CIRCUITS

NC — No internal connection.



Copyright © 1983 by Texas Instruments Incorporated

**TYPES SN54ALS174, SN54ALS175, SN54AS174, SN54AS175  
SN74ALS174, SN74ALS175, SN74AS174, SN74AS175  
HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR**

logic symbols



logic diagrams (positive logic)



2

**ALS AND AS CIRCUITS**

Pin numbers shown are for J and N packages.

**TYPES SN54ALS174, SN54ALS175, SN74ALS174, SN74ALS175**  
**HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR**

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ . . . . .	7 V
Input voltage . . . . .	7 V
Operating free-air temperature range: SN54ALS174, SN54ALS175 . . . . .	-55°C to 125°C
SN74ALS174, SN74ALS175 . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C

recommended operating conditions

		SN54ALS174 SN54ALS175			SN74ALS174 SN74ALS175			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
$V_{IH}$	High-level input voltage	2			2			V
$V_{IL}$	Low-level input voltage			0.8			0.8	V
$I_{OH}$	High-level output current			-0.4			-0.4	mA
$I_{OL}$	Low-level output current			4			8	mA
$f_{clock}$	Clock frequency	0	40	0	0	40	50	MHz
$t_w$	CLR low	15			10			ns
	CLK high	12.5			10			
	CLK low	12.5			10			
$t_{su}$	Data	15			10			ns
	CLR inactive	8			6			
$t_h$	Hold time, data after CLK↑	0			0			ns
$T_A$	Operating free-air temperature	-55	125	0	0	70	70	°C

2

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54ALS174 SN54ALS175			SN74ALS174 SN74ALS175			UNIT
		MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	
$V_{IK}$	$V_{CC} = 4.5$ V, $I_I = -18$ mA			-1.5			-1.5	V
$V_{OH}$	$V_{CC} = 4.5$ V to 5.5 V $I_{OH} = -0.4$ mA	$V_{CC} - 2$			$V_{CC} - 2$			V
$V_{OL}$	$V_{CC} = 4.5$ V, $I_{OL} = 4$ mA	0.25	0.4		0.25	0.4		V
	$V_{CC} = 4.5$ V, $I_{OL} = 8$ mA				0.35	0.5		
$I_I$	$V_{CC} = 5.5$ V, $V_I = 7$ V		0.1			0.1		mA
$I_{IH}$	$V_{CC} = 5.5$ V, $V_I = 2.7$ V		20			20		μA
$I_{IL}$	$V_{CC} = 5.5$ V, $V_I = 0.4$ V		-0.1			-0.1		mA
$I_O^{\ddagger}$	$V_{CC} = 5.5$ V, $V_O = 2.25$ V	-30	-112	-30	-112	-30	-112	mA
$I_{CC}$	'ALS174 'ALS175	$V_{CC} = 5.5$ V, See Note 1	11 8	19 14	11 9	19 14		mA

<sup>†</sup>All typical values are at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$ .

<sup>‡</sup>The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current,  $I_{OS}$ .  
 NOTE 1:  $I_{CC}$  is measured with D inputs and CLR grounded, and CLK at 4.5 V.

ALS AND AS CIRCUITS

**TYPES SN54ALS174, SN54ALS175, SN74ALS174, SN74ALS175**  
**HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR**

---

switching characteristics (see Note 2)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 4.5 V to 5.5 V C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω T <sub>A</sub> = MIN to MAX				UNIT	
			SN54ALS174		SN74ALS174			
			SN54ALS175		SN74ALS175			
			MIN	MAX	MIN	MAX		
f <sub>max</sub>			40	50			MHz	
t <sub>PLH</sub>	CLR	Any $\bar{Q}$ ('ALS175)	5	20	5	18	ns	
t <sub>PHL</sub>		Any Q	8	26	8	23		
t <sub>PLH</sub>	CLK	Any Q (or $\bar{Q}$ , 'ALS175)	3	17	3	15	ns	
t <sub>PHL</sub>			5	20	5	17		

NOTE 2: For load circuit and voltage waveforms, see page 1-12.

**D flip-flop signal conventions**

It is TI practice to name the outputs and other inputs of a D-type flip-flop and to draw its logic symbol based on the assumption of true data (D) inputs. Then outputs that produce data in phase with the data inputs are called Q and those producing complementary data are called  $\bar{Q}$ . An input that causes a Q output to go high or a  $\bar{Q}$  output to go low is called Preset; an input that causes a  $\bar{Q}$  output to go high or a Q output to go low is called Clear. Bars are used over these pin names ( $\overline{\text{PRE}}$  and  $\overline{\text{CLR}}$ ) if they are active low.

In some applications it may be advantageous to redesignate the data input  $\bar{D}$ . In that case all the other inputs and outputs should be renamed as shown below. Also shown are corresponding changes in the graphical symbol. Arbitrary pin numbers are shown in parentheses.



Notice that Q and  $\bar{Q}$  exchange names, which causes Preset and Clear to do likewise. Also notice that the polarity indicators ( $\Delta$ ) on PRE and  $\overline{\text{CLR}}$  remain since these inputs are still active-low, but that the presence or absence of the polarity indicator changes at  $\bar{D}$ , Q, and  $\bar{Q}$ . Of course pin 5 ( $\bar{Q}$ ) is still in phase with the data input  $\bar{D}$ , but now both are considered active-low.

## 2

### ALS AND AS CIRCUITS

## **TYPES SN54AS174, SN54AS175, SN74AS174, SN74AS175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, V <sub>CC</sub>	7 V
Input voltage	7 V
Operating free-air temperature range:	
SN54AS174, SN54AS175	-55°C to 125°C
SN74AS174, SN74AS175	0°C to 70°C
Storage temperature range	-65°C to 150°C

#### **recommended operating conditions**

		SN54AS174			SN74AS174			UNIT
		SN54AS175			SN74AS175			
		MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V <sub>IH</sub>	High-level input voltage		2			2		V
V <sub>IL</sub>	Low-level input voltage			0.8			0.8	V
I <sub>OH</sub>	High-level output current			-2			-2	mA
I <sub>OL</sub>	Low-level output current			20			20	mA
f <sub>clock</sub>	Clock frequency	0	100	0	0	100		MHz
t <sub>w</sub>	Pulse duration	CLR low		5.5		5		ns
		CLK high		4		4		
		CLK low		6		6		
t <sub>su</sub>	Setup time before CLK↑	Data		4		4		ns
		CLR inactive		6		6		
t <sub>h</sub>	Hold time, data after CLK↑		1		1			ns
T <sub>A</sub>	Operating free-air temperature	-55		125	0	70		°C

2

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			SN54AS174			SN74AS174			UNIT
				SN54AS175			SN74AS175			
	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA		-	1.2		-	1.2		V
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V to 5.5 V	I <sub>OH</sub> = -2 mA		V <sub>CC</sub> - 2			V <sub>CC</sub> - 2			V
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 20 mA		0.25	0.5		0.25	0.5		V
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1			0.1		mA
I <sub>IH</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20		μA
I <sub>IL</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V			-0.5			-0.5		mA
I <sub>O</sub> <sup>‡</sup>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V		-30	-112		-30	-112		mA
I <sub>CC</sub>	'AS174				30	45	30	45		mA
	'AS175	V <sub>CC</sub> = 5.5 V,	See Note 1		33		33			

ALGORITHMS AND AS CIRCUITS

<sup>†</sup>All typical values are at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$ .

<sup>f</sup>The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current. I<sub>OS</sub>

**TYPES SN54AS174, SN54AS175, SN74AS174, SN74AS175**  
**HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR**

'AS174 switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$				UNIT	
			SN54AS174		SN74AS174			
			MIN	MAX	MIN	MAX		
$f_{max}$			100		100		MHz	
$t_{PLH}$	$\bar{C}LR$	Any Q	5	15	5	14	ns	
$t_{PLH}$	CLK	Any Q	3.5	9.5	3.5	8	ns	
$t_{PHL}$			4.5	11.5	4.5	10		

'AS175 switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$				UNIT
			SN54AS175		SN74AS175		
			MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>
$f_{max}$			160		160		MHz
$t_{PLH}$	$\bar{C}LR$	Any Q or $\bar{Q}$	5		5		ns
$t_{PLH}$			5.5		5.5		
$t_{PLH}$	CLK	Any Q or $\bar{Q}$	4		4		ns
$t_{PHL}$			4		4		

<sup>†</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

NOTE 2: For load circuit and voltage waveforms, see page 1-12.

2

ALS AND AS CIRCUITS

**ADVANCE INFORMATION**

This page contains information on a new product.  
 2-172 Specifications are subject to change without notice.

**TEXAS  
 INSTRUMENTS**

POST OFFICE BOX 225012 • DALLAS, TEXAS 75265