54S/74S251 0/0647 54LS/74LS251 6/0646

8-INPUT MULTIPLEXER

(With 3-State Outputs)

13 1 16 Vcc

12 2 15 14

11 3 14 15

10 4 13 16

2 5 12 17

2 8 11 \$0

OE 7 10 \$1

GND 8 9 \$2

CONNECTION DIAGRAM
PINOUT A


DESCRIPTION — The '251 is a high speed 8-input digital multiplexer. It provides, in one package, the ability to select one bit of data from up to eight sources. It can be used as universal function generator to generate any logic function of four variables. Both assertion and negation outputs are provided.

LOGIC SYMBOL

- MULTIFUNCTIONAL CAPABILITY
- ON-CHIP SELECT LOGIC DECODING
- INVERTING AND NON-INVERTING 3-STATE OUTPUTS

ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG	
PKGS	ОПТ	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$	TYPE		
Plastic DIP (P)	A	74S251PC, 74LS251PC		9B	
Ceramic DIP (D)	Α	74S251DC, 74LS251DC	54S251DM, 54LS251DM	6B	
Flatpak (F)	Α	74S251FC, 74LS251FC	54S251FM, 54LS251FM	4L	



INPUT LOADING/FAN-OUT: See Section 3 for U.L. defintions

PIN NAMES	DESCRIPTION	54/74S (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
S ₀ — S ₂ DE	Select Inputs	1.25/1.25	0.5/0.25
) <u>E</u>	3-State Output Enable Inputs (Active LOW)	1.25/1.25	0.5/0.25
o — I 7	Multiplexer Input	1.25/1.25	0.5/0.25
?	Multiplexer Output	162/12.5	65/5.0
_		(50)	(25)/(2.5)
<u> </u>	Complementary Multiplexer Output	162/12.5	65/5.0
		(50)	(25)/(2.5)

FUNCTIONAL DESCRIPTION — This device is a logical implementation of a single-pole, 8-position switch with the switch position controlled by the state of three Select inputs, S_0 , S_1 , S_2 . Both assertion and negation outputs are provided. The Output Enable input (\overline{OE}) is active LOW. When it is activated, the logic function provided at the output is:

$$Z = \overline{OE} \bullet (\underbrace{I_0} \bullet \overline{S}_0 \bullet \overline{S}_1 \bullet \overline{S}_2 + I_1 \bullet S_0 \bullet \overline{S}_1 \bullet \overline{S}_2 + I_2 \bullet \overline{S}_0 \bullet S_1 \bullet \overline{S}_2 + I_3 \bullet S_0 \bullet S_1 \bullet \overline{S}_2 + I_4 \bullet \overline{S}_0 \bullet \overline{S}_1 \bullet S_2 + I_5 \bullet S_0 \bullet \overline{S}_1 \bullet S_2 + I_6 \bullet \overline{S}_0 \bullet S_1 \bullet S_2 + I_7 \bullet S_0 \bullet S_1 \bullet S_2)$$

When the Output Enable is HIGH, both outputs are in the high impedance (high Z) state. This feature allows multiplexer expansion by tying the outputs of up to 128 devices together. When the outputs of the 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. The Output Enable signals should be designed to ensure there is no overlap in the active LOW portion of the enable voltages.


TRUTH TABLE

	INP	UTS	OUT	PUTS	
ŌĒ	S ₂	S ₁	S ₀	Z	Z
Η	X	Х	Х	Z ₀ 1 1 2	Z
L	L	L	L	lo	l ₀
L	L	L	Н	Ī ₁	I ₁
L	L	Н	L	Ī ₂	12
L	L	Н	н,	13 4 5 6 7	13
ᆫ	Н	L	L	14	14
L	Н	L	н	15	l ₅
L	Н	н	L	Ī ₆	16
L	Н	Н	Н	Ī ₇	17

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

Z = High Impedance

LOGIC DIAGRAM



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER Output Short Circuit Current		54/74S		54/74LS		UNITS	CONDITIONS
			Min	Max	Min	Max	014113	CONDITIONS
los			-40 -10	-100	-20	-100	mA	V _{CC} = Max
lcc	Power Supply	Outputs ON				10	mA	V _{CC} = Max; I _n , S _n = 4.5 V OE = Gnd
	Current	Outputs OFF	1	85		12	1107	$V_{CC} = Max; \overline{OE}, I_n = 4.5 V$

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

		54/74\$	54/74LS	UNITS	CONDITIONS
SYMBOL	PARAMETER	C _L = 15 pF R _L = 280 Ω	C _L = 15 pF		
		Min Max	Min Max		
tPLH tPHL	Propagation Delay S_n to \overline{Z}	15 13.5	23 33	ns	Figs. 3-1, 3-20
tpLH tpHL	Propagation Delay S_n to Z	18 19.5	45 30	ns	Figs. 3-1, 3-20
tPLH tPHL	Propagation Delay In to Z	12 12	28 26	ns	Figs. 3-1, 3-5
tplH tpHL	Propagation Delay I_n to \overline{Z}	7.0 7.0	15 15	ns	Figs. 3-1, 3-4
tpzh tpzL	Output Enable Time OE to Z or Z	19.5 21	20 25	ns	Figs. 3-3, 3-11, 3-12 R _L = 2 kΩ ('LS251)
tpHZ tpLz	Output Disable Time OE to Z or Z	8.5 14	25 20	ns	Figs. 3-3, 3-11, 3-12 R _L = 2 kΩ ('LS251) C _L = 5 pF