



Integrated Device Technology, Inc.

HIGH-SPEED BiCMOS OCTAL D REGISTER (3-STATE)

ADVANCE INFORMATION
IDT54/74FBT374
IDT54/74FBT374A
IDT54/74FBT374C

FEATURES:

- IDT54/74FBT374 equivalent to the 54/74BCT374
- IDT54/74FBT374A 25% faster than the 374
- IDT54/74FBT374C 10% faster than the 374A
- Significant reduction in ground bounce from standard CMOS devices
- TTL compatible input and output levels
- Low power in all three states
- ±10% power supply for both military and commercial grades
- JEDEC standard pinout for DIP, SOIC and LCC packages
- Military product compliant to MIL-STD-883, Class B

DESCRIPTION:


The FBT series of BiCMOS Octal D Registers are built using advanced BiCEMOS™, a dual metal BiCMOS technology. This technology is designed to supply the highest device speeds while maintaining CMOS power levels.

The IDT54/74FBT374 series are 8-bit registers consisting of eight D-type flip-flops with a buffered common clock and buffered 3-state output control. When the Output Enable (\overline{OE}) is LOW, the eight outputs are enabled. When \overline{OE} is HIGH, the outputs are in the three-state condition.

Input data meeting the set-up and hold time requirements of the D inputs is transferred to the O outputs on the LOW-to-HIGH transition of the clock input.


The FBT series of bus interface devices are ideal for use in designs needing to drive large capacitive loads with low static (DC) current loading. All data inputs have a 200mV typical input hysteresis for improved noise rejection.

FUNCTIONAL BLOCK DIAGRAM




2637 drw 01

PIN CONFIGURATIONS



**DIP/SOIC/CERPACK
TOP VIEW**



**LCC
TOP VIEW**

BiCEMOS is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

JUNE 1990

PIN DESCRIPTION

Pin Names	Description
D ₀ -D ₇	The D flip-flop data inputs.
CP	Clock Pulse for the register. Enters data on the LOW-to-HIGH transition.
O ₀ -O ₇	The register three-state outputs.
OE	Output Control. An active-LOW three-state control used to enable the outputs. A HIGH level input forces the outputs to the high impedance (off) state.

2637 tbl 01

FUNCTION TABLE⁽¹⁾

Function	INPUTS			OUTPUTS	INTERNAL
	OE	Clock	Di	Oi	Qi
Load Register	L	/	L	L	H
	L	/	H	H	L
	H	/	L	Z	H
	H	/	H	Z	L

NOTE:

2637 tbl 02

- H = HIGH
L = LOW
X = Don't Care
Z = High Impedance
/ = LOW-to-HIGH Clock Transition

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
PT	Power Dissipation	0.5	0.5	W
IOUT	DC Output Current	120	120	mA

NOTE:

2637 tbl 04

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Unit
CIN	Input Capacitance	VIN = 0V	6	pF
COU	Output Capacitance	VOUT = 0V	8	pF

NOTE:

2637 tbl 05

- This parameter is measured at characterization but not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = 0°C to +70°C, VCC = 5.0V ± 10%; Military: TA = -55°C to +125°C, VCC = 5.0V ± 10%

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
V _{IH}	Input HIGH Level	Guaranteed Logic HIGH Level		2.0	—	—	V
V _{IL}	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
I _{IH}	Input HIGH Current	V _{CC} = Max., V _I = 2.7V		—	—	10	μA
I _{IL}	Input LOW Current	V _{CC} = Max., V _I = 0.5V		—	—	-10	μA
I _{OZH}	High Impedance	V _{CC} = Max.	V _O = 2.7V	—	—	50	μA
I _{OZL}	Output Current		V _O = 0.5V	—	—	-50	
I _I	Input HIGH Current	V _{CC} = Max., V _I = 5.5V		—	—	100	μA
V _{IK}	Clamp Diode Voltage	V _{CC} = Min., I _N = -18mA		—	-0.7	-1.2	V
I _{OS}	Short Circuit Current	V _{CC} = Max., V _O = GND ⁽³⁾		-75	-150	-225	mA
V _{OH}	Output HIGH Voltage	V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OH} = -12mA MIL.	2.4	3.3	—	V
			I _{OH} = -15mA COM'L.				
	I _{OH} = -18mA MIL.		2.0	3.0	—	V	
	I _{OH} = -24mA COM'L.						
V _{OL}	Output LOW Voltage		I _{OL} = 48mA MIL.	—	0.3	0.55	V
		I _{OL} = 64mA COM'L.					
V _H	Input Hysteresis	V _{CC} = 5V		—	200	—	mV
I _{OFF}	Bus Leakage Current	V _{CC} = 0V, V _O = 4.5V		—	—	100	μA
I _{CC}	Quiescent Power Supply Current	V _{CC} = Max. V _{IN} = GND or V _{CC}		—	0.2	1.5	mA

NOTES:

2637 (b) 03

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V_{CC} = 5.0V, +25°C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
ΔI_{CC}	Quiescent Power Supply Current (Inputs TTL HIGH)	VCC = Max. VIN = 3.4V ⁽³⁾		—	—	2.0	mA
I _{CCD}	Dynamic Power Supply Current ⁽⁴⁾	VCC = Max., Outputs Open OE = GND One Input Toggling 50% Duty Cycle	VIN = VCC VIN = GND	—	—	0.25	mA/ MHz
I _C	Total Power Supply Current ⁽⁶⁾	VCC = Max., Outputs Open f _{CP} = 10MHz, 50% Duty Cycle OE = GND One Bit Toggling at fi = 5MHz 50% Duty Cycle	VIN = VCC VIN = GND	—	—	4.0	mA
			VIN = 3.4V VIN = GND	—	—	5.0	
		VCC = Max., Outputs Open 50% Duty Cycle OE = GND Eight Bits Toggling at fi = 2.5MHz, 50% Duty Cycle	VIN = VCC VIN = GND	—	—	7.8 ⁽⁵⁾	
			VIN = 3.4V VIN = GND	—	—	16.8 ⁽⁵⁾	

NOTES:

2637 tbl 06

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at VCC = 5.0V, +25°C ambient, and maximum loading.
- Per TTL driven input (VIN = 3.4V); all other inputs at VCC or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
- I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_i N_i)$
 I_{CC} = Quiescent Current
 ΔI_{CC} = Power Supply Current for a TTL High Input (VIN = 3.4V)
 D_H = Duty Cycle for TTL Inputs High
 N_T = Number of TTL Inputs at D_H
 I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
 f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 f_i = Input Frequency
 N_i = Number of Inputs at f_i
 All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Condition ⁽¹⁾	IDT54/74FBT374				IDT54/74FBT374A				IDT54/74FBT374C				Unit
			Com'l.		Mil.		Com'l.		Mil.		Com'l.		Mil.		
			Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	
t _{PLH}	Propagation Delay CP to On	CL = 50pF RL = 500Ω	2.0	10.0	—	—	2.0	6.5	—	—	—	5.2	—	—	ns
t _{PZH}	Output Enable Time		1.5	12.3	—	—	1.5	6.5	—	—	—	5.5	—	—	ns
t _{PHZ}	Output Disable Time		1.5	6.8	—	—	1.5	5.5	—	—	—	5.0	—	—	ns
t _{SU}	Set-up Time HIGH or LOW D _n to CP		6.5	—	—	—	2.0	—	—	—	2.0	—	—	—	ns
t _H	Hold Time HIGH or LOW D _n to CP		0	—	—	—	1.5	—	—	—	1.5	—	—	—	ns
t _W	CP Pulse Width HIGH or LOW		7.0	—	—	—	5.0	—	—	—	5.0	—	—	—	ns


NOTES:

2637 tbl 07

- See test circuit and waveforms.
- Minimum limits are guaranteed but not tested on Propagation Delays.

TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR ALL OUTPUTS



SWITCH POSITION


Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Outputs	Open

DEFINITIONS:


CL = Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.

2637 tbl 08


SET-UP, HOLD AND RELEASE TIMES




PULSE WIDTH



PROPAGATION DELAY



ENABLE AND DISABLE TIMES




NOTES

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate \leq 1.0 MHz; Zo \leq 50Ω; tF \leq 2.5ns; tR \leq 2.5ns.

2637 drw 04

ORDERING INFORMATION



2637 drw 03